



---

The following document contains information on Cypress products. Although the document is marked with the name “Broadcom”, the company that originally developed the specification, Cypress will continue to offer these products to new and existing customers.

## **CONTINUITY OF SPECIFICATIONS**

There is no change to this document as a result of offering the device as a Cypress product. Any changes that have been made are the result of normal document improvements and are noted in the document history page, where supported. Future revisions will occur when appropriate, and changes will be noted in a document history page.

## **CONTINUITY OF ORDERING PART NUMBERS**

Cypress continues to support existing part numbers. To order these products, please use only the Ordering Part Numbers listed in this document.

## **FOR MORE INFORMATION**

Please visit our website at [www.cypress.com](http://www.cypress.com) or contact your [local sales office](#) for additional information about Cypress products and services.

## **OUR CUSTOMERS**

Cypress is for true innovators – in companies both large and small.

Our customers are smart, aggressive, out-of-the-box thinkers who design and develop game-changing products that revolutionize their industries or create new industries with products and solutions that nobody ever thought of before.

## **ABOUT CYPRESS**

Founded in 1982, Cypress is the leader in advanced embedded system solutions for the world’s most innovative automotive, industrial, home automation and appliances, consumer electronics and medical products. Cypress’s programmable systems-on-chip, general-purpose microcontrollers, analog ICs, wireless and USB-based connectivity solutions and reliable, high-performance memories help engineers design differentiated products and get them to market first.

Cypress is committed to providing customers with the best support and engineering resources on the planet enabling innovators and out-of-the-box thinkers to disrupt markets and create new product categories in record time. To learn more, go to [www.cypress.com](http://www.cypress.com).



# Single-Chip Bluetooth Low Energy-Only System-On-Chip with Support for Wireless Charging

## GENERAL DESCRIPTION

The Broadcom® BCM20736 is an advanced Bluetooth low energy (aka Bluetooth Smart) SoC that supports wireless charging. The BCM20736 is designed to support the entire spectrum of Bluetooth Smart use cases for the medical, home automation, accessory, sensor, Internet Of Things, and wearable market segments.

The BCM20736 radio has been designed to provide low power, low cost, and robust communications for applications operating in the globally available 2.4 GHz unlicensed Industrial, Scientific, and Medical (ISM) band.

The single-chip Bluetooth low energy SoC is a monolithic component implemented in a standard digital CMOS process and requires minimal external components to make a fully compliant Bluetooth device. The BCM20736 is available in a 32-pin, 5 mm × 5 mm 32-QFN package as well as WLCSP and die packages.

## APPLICATIONS

The following profiles are supported<sup>a</sup> in ROM:

- Battery status
- Blood pressure monitor
- Find me
- Heart rate monitor
- Proximity
- Thermometer
- Weight scale
- Time

Additional profiles that can be supported<sup>a</sup> from RAM include:


- Blood glucose monitor
- Temperature alarm
- Location

a. Full qualification and use of these profiles may require FW updates from Broadcom. Some of these profiles are under development/approval at the Bluetooth SIG and conformity with the final approved version is pending. Contact your supplier for updates and the latest list of profiles.

## FEATURES

- Alliance for Wireless Power (A4WP) wireless charging
- Bluetooth low energy (BLE)-compliant
- Infrared modulator
- IR learning
- Supports Adaptive Frequency Hopping
- Excellent receiver sensitivity
- 10-bit auxiliary ADC with nine analog channels
- On-chip support for serial peripheral interface (master and slave modes)
- Broadcom Serial Communications interface (compatible with NXP I<sup>2</sup>C slaves)
- Programmable output power control
- Integrated ARM Cortex-M3 based microprocessor core
- Automation Profile
- Support for secure OTA
- On-chip power-on reset (POR)
- Support for EEPROM and serial flash interfaces
- Integrated low-dropout regulator (LDO)
- On-chip software controlled power management unit
- Package type:
  - 32-pin 32-QFN package (5 mm × 5 mm)
  - 80-pin WLCSP package (2104 µm × 2085 µm)
- RoHS compliant

**Figure 1: Functional Block Diagram**



Broadcom Corporation  
5300 California Avenue  
Irvine, CA 92617

© 2016 by Broadcom Corporation  
All rights reserved  
Printed in the U.S.A.

Broadcom®, the pulse logo, Connecting everything®, and the Connecting everything logo are among the trademarks of Broadcom Corporation and/or its affiliates in the United States, certain other countries and/or the EU. Any other trademarks or trade names mentioned are the property of their respective owners.

This data sheet (including, without limitation, the Broadcom component(s) identified herein) is not designed, intended, or certified for use in any military, nuclear, medical, mass transportation, aviation, navigations, pollution control, hazardous substances management, or other high-risk application. BROADCOM PROVIDES THIS DATA SHEET "AS-IS," WITHOUT WARRANTY OF ANY KIND. BROADCOM DISCLAIMS ALL WARRANTIES, EXPRESSED AND IMPLIED, INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT.

## Revision History

| <b>Revision</b> | <b>Date</b> | <b>Change Description</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-----------------|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 20736-DS106-R   | 02/16/16    | <b>Added:</b> <ul style="list-style-type: none"> <li>• <a href="#">“ESD Test Models” on page 51</a></li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 20736-DS105-R   | 04/27/15    | <b>Updated:</b> <ul style="list-style-type: none"> <li>• Features on <a href="#">page 1</a>: added WLCSP package information.</li> <li>• <a href="#">Table 5: “Reference Crystal Electrical Specifications,” on page 20</a> and <a href="#">Table 6: “XTAL Oscillator Characteristics,” on page 21</a>: corrected an error in the unit of measure for drive level and XTAL drive level, respectively.</li> <li>• <a href="#">Section 6: “Ordering Information,” on page 56.</a></li> </ul> <b>Added:</b> <ul style="list-style-type: none"> <li>• <a href="#">Figure 16: “80-pin WLCSP,” on page 53.</a></li> <li>• <a href="#">Figure 17: “WLCSP Keep-Out Areas for PCB Layout (Top View, Bumps Facing Down),” on page 54.</a></li> </ul> |
| 20736-DS104-R   | 04/21/15    | <b>Updated:</b> <ul style="list-style-type: none"> <li>• <a href="#">Table 18: “Receiver RF Specifications,” on page 45</a></li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 20736-DS103-R   | 04/10/15    | <b>Updated:</b> <ul style="list-style-type: none"> <li>• <a href="#">Table 5: “Reference Crystal Electrical Specifications,” on page 20.</a></li> <li>• <a href="#">Section 2: “Pin Information,” on page 24</a> with new WLCSP content.</li> <li>• By moving GPIO Information to the following new section: <a href="#">Section 3: “GPIO Information,” on page 33.</a></li> </ul>                                                                                                                                                                                                                                                                                                                                                         |
| 20736-DS102-R   | 08/15/14    | <b>Updated:</b> <ul style="list-style-type: none"> <li>• <a href="#">“List of Tables” on page 7.</a></li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 20736-DS101-R   | 07/11/14    | <b>Updated:</b> <ul style="list-style-type: none"> <li>• <a href="#">Section 5: “Ordering Information,” on page 42.</a></li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 20736-DS100-R   | 01/03/14    | Initial release.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |

# Table of Contents

|                                                |          |
|------------------------------------------------|----------|
| <b>About This Document</b> .....               | 8        |
| Purpose and Audience .....                     | 8        |
| Acronyms and Abbreviations .....               | 8        |
| <b>Technical Support</b> .....                 | 8        |
| <b>Section 1: Functional Description</b> ..... | <b>9</b> |
| <b>Bluetooth Baseband Core</b> .....           | 9        |
| Frequency Hopping Generator .....              | 9        |
| E0 Encryption .....                            | 9        |
| Link Control Layer .....                       | 9        |
| Adaptive Frequency Hopping .....               | 9        |
| Bluetooth Low Energy Profiles .....            | 10       |
| Test Mode Support .....                        | 10       |
| <b>Infrared Modulator</b> .....                | 11       |
| <b>Infrared Learning</b> .....                 | 12       |
| <b>Wireless Charging</b> .....                 | 12       |
| <b>ADC Port</b> .....                          | 13       |
| <b>Serial Peripheral Interface</b> .....       | 14       |
| <b>Microprocessor Unit</b> .....               | 15       |
| EEPROM Interface .....                         | 15       |
| Serial Flash Interface .....                   | 15       |
| Internal Reset .....                           | 16       |
| External Reset .....                           | 16       |
| <b>Integrated Radio Transceiver</b> .....      | 17       |
| Transmitter Path .....                         | 17       |
| Digital Modulator .....                        | 17       |
| Power Amplifier .....                          | 17       |
| Receiver Path .....                            | 17       |
| Digital Demodulator and Bit Synchronizer ..... | 17       |
| Receiver Signal Strength Indicator .....       | 17       |
| Local Oscillator .....                         | 17       |
| Calibration .....                              | 18       |
| Internal LDO Regulator .....                   | 18       |
| <b>Peripheral Transport Unit</b> .....         | 18       |
| Broadcom Serial Communications Interface ..... | 18       |
| UART Interface .....                           | 19       |
| <b>Clock Frequencies</b> .....                 | 19       |
| Crystal Oscillator .....                       | 19       |

|                                                            |           |
|------------------------------------------------------------|-----------|
| Peripheral Block .....                                     | 20        |
| 32 kHz Crystal Oscillator .....                            | 20        |
| <b>GPIO Port .....</b>                                     | <b>21</b> |
| <b>PWM .....</b>                                           | <b>22</b> |
| <b>Power Management Unit .....</b>                         | <b>23</b> |
| RF Power Management .....                                  | 23        |
| Host Controller Power Management .....                     | 23        |
| BBC Power Management .....                                 | 23        |
| <b>Section 2: Pin Information .....</b>                    | <b>24</b> |
| Pin Descriptions .....                                     | 24        |
| Pin Maps .....                                             | 28        |
| WLCSP Pin List and Coordinates .....                       | 30        |
| <b>Section 3: GPIO Information .....</b>                   | <b>33</b> |
| <b>Section 4: Specifications .....</b>                     | <b>42</b> |
| Electrical Characteristics .....                           | 42        |
| RF Specifications .....                                    | 45        |
| Timing and AC Characteristics .....                        | 47        |
| UART Timing .....                                          | 47        |
| SPI Timing .....                                           | 48        |
| BSC Interface Timing .....                                 | 50        |
| ESD Test Models .....                                      | 51        |
| Human-Body Model (HBM) – ANSI/ESDA/JEDEC JS-001-2012 ..... | 51        |
| Machine Model (MM) – JEDEC JESD22-A115C .....              | 51        |
| Charged-Device Model (CDM) - JEDEC JESD22-C101E .....      | 51        |
| Results Summary .....                                      | 51        |
| <b>Section 5: Mechanical Information .....</b>             | <b>52</b> |
| QFN .....                                                  | 52        |
| Tape Reel and Packaging Specifications .....               | 55        |
| WLCSP .....                                                | 55        |
| <b>Section 6: Ordering Information .....</b>               | <b>56</b> |
| <b>Appendix A: Acronyms and Abbreviations .....</b>        | <b>57</b> |

## List of Figures

|                                                                                    |    |
|------------------------------------------------------------------------------------|----|
| Figure 1: Functional Block Diagram .....                                           | 2  |
| Figure 2: Infrared TX .....                                                        | 11 |
| Figure 3: Infrared RX .....                                                        | 12 |
| Figure 4: Internal Reset Timing .....                                              | 16 |
| Figure 5: External Reset Timing .....                                              | 16 |
| Figure 6: Recommended Oscillator Configuration— 12 pF Load Crystal .....           | 19 |
| Figure 7: 32 kHz Oscillator Block Diagram .....                                    | 20 |
| Figure 8: PWM Channel Block Diagram .....                                          | 22 |
| Figure 9: 32-Pin QFN Ball Map .....                                                | 28 |
| Figure 10: 80-Pin WLCSP Bump Map—Top View of Package with Bumps Facing Down .....  | 29 |
| Figure 11: UART Timing .....                                                       | 47 |
| Figure 12: SPI Timing – Mode 0 and 2 .....                                         | 48 |
| Figure 13: SPI Timing – Mode 1 and 3 .....                                         | 49 |
| Figure 14: BSC Interface Timing Diagram .....                                      | 50 |
| Figure 15: 32-pin QFN .....                                                        | 52 |
| Figure 16: 80-pin WLCSP .....                                                      | 53 |
| Figure 17: WLCSP Keep-Out Areas for PCB Layout (Top View, Bumps Facing Down) ..... | 54 |
| Figure 18: Pin 1 Orientation .....                                                 | 55 |

## List of Tables

|                                                                            |    |
|----------------------------------------------------------------------------|----|
| Table 1: ADC Modes.....                                                    | 13 |
| Table 2: BCM20736 First SPI Set (Master Mode) .....                        | 14 |
| Table 3: BCM20736 Second SPI Set (Master Mode) .....                       | 14 |
| Table 4: BCM20736 Second SPI Set (Slave Mode) .....                        | 14 |
| Table 5: Reference Crystal Electrical Specifications .....                 | 20 |
| Table 6: XTAL Oscillator Characteristics .....                             | 21 |
| Table 7: QFN Package Pin Descriptions .....                                | 24 |
| Table 8: WLCSP Package Pin Descriptions .....                              | 25 |
| Table 9: WLCSP Pin List and Coordinates .....                              | 30 |
| Table 10: QFN Package GPIO Pin Descriptions .....                          | 33 |
| Table 11: WLCSP Package GPIO Pin Descriptions .....                        | 36 |
| Table 12: Maximum Electrical Rating .....                                  | 42 |
| Table 13: Power Supply.....                                                | 42 |
| Table 14: LDO Regulator Electrical Specifications .....                    | 42 |
| Table 15: ADC Specifications .....                                         | 43 |
| Table 16: Digital Levels.....                                              | 44 |
| Table 17: Current Consumption .....                                        | 44 |
| Table 18: Receiver RF Specifications.....                                  | 45 |
| Table 19: Transmitter RF Specifications.....                               | 45 |
| Table 20: UART Timing Specifications .....                                 | 47 |
| Table 21: SPI Interface Timing Specifications .....                        | 48 |
| Table 22: BSC Interface Timing Specifications.....                         | 50 |
| Table 23: BCM20736 5 × 5 × 1 mm QFN, 32-Pin Tape Reel Specifications ..... | 55 |
| Table 24: WLCSP Package Information .....                                  | 55 |
| Table 25: Ordering Information .....                                       | 56 |

---

## About This Document

### Purpose and Audience

This data sheet provides a description of the major blocks, interfaces, pin assignments, and specifications of the BCM20736 single-chip Bluetooth low energy (BLE) SoC. This is a required document for designers responsible for adding the BCM20736 BLE SoC to wireless input device applications including heart-rate monitors, blood-pressure monitors, proximity sensors, temperature sensors, wireless chargers, and battery monitors.

### Acronyms and Abbreviations

In most cases, acronyms and abbreviations are defined on first use. Acronyms and abbreviations in this document are also defined in [Appendix A: "Acronyms and Abbreviations," on page 57](#).

For a comprehensive list of acronyms and other terms used in Broadcom documents, go to:  
<http://www.broadcom.com/press/glossary.php>.

---

## Technical Support

Broadcom provides customer access to a wide range of information, including technical documentation, schematic diagrams, product bill of materials, PCB layout information, and software updates through its customer support portal (<https://support.broadcom.com>). For a CSP account, contact your Sales or Engineering support representative.

In addition, Broadcom provides other product support through its Downloads & Support site (<http://www.broadcom.com/support/>).

# Section 1: Functional Description

## Bluetooth Baseband Core

The Bluetooth Baseband Core (BBC) implements all of the time-critical functions required for high performance Bluetooth operation. The BBC manages the buffering, segmentation, and data routing for all connections. It also buffers data that passes through it, handles data flow control, schedules ACL TX/RX transactions, monitors Bluetooth slot usage, optimally segments and packages data into baseband packets, manages connection status indicators, and composes and decodes HCI packets. In addition to these functions, it independently handles HCI event types and HCI command types.

The following transmit and receive functions are also implemented in the BBC hardware to increase TX/RX data reliability and security before sending over the air:

- Receive Functions: symbol timing recovery, data deframing, forward error correction (FEC), header error control (HEC), cyclic redundancy check (CRC), data decryption, and data dewatering.
- Transmit Functions: data framing, FEC generation, HEC generation, CRC generation, link key generation, data encryption, and data whitening.

## Frequency Hopping Generator

The frequency hopping sequence generator selects the correct hopping channel number depending on the link controller state, Bluetooth clock, and device address.

## E0 Encryption

The encryption key and the encryption engine are implemented using dedicated hardware to reduce software complexity and provide minimal processor intervention.

## Link Control Layer

The link control layer is part of the Bluetooth link control functions that are implemented in dedicated logic in the Link Control Unit (LCU). This layer consists of the Command Controller, which takes software commands, and other controllers that are activated or configured by the Command Controller to perform the link control tasks. Each task performs a different Bluetooth link controller state. STANDBY and CONNECTION are the two major states. In addition, there are five substates: page, page scan, inquiry, and inquiry scan.

## Adaptive Frequency Hopping

The BCM20736 gathers link quality statistics on a channel-by-channel basis to facilitate channel assessment and channel map selection. The link quality is determined by using both RF and baseband signal processing to provide a more accurate frequency hop map.

## Bluetooth Low Energy Profiles

The BCM20736 supports Bluetooth low energy, including the following profiles that are supported<sup>1</sup> in ROM:

- Battery status
- Blood pressure monitor
- Find me
- Heart rate monitor
- Proximity
- Thermometer
- Weight scale
- Time
- Alliance for Wireless Power (A4WP) wireless charging
- Automation profile
- Support for secure OTA

The following additional profiles can be supported<sup>1</sup> from RAM:

- Blood glucose monitor
- Temperature alarm
- Location
- Custom profile

## Test Mode Support

The BCM20736 fully supports Bluetooth Test mode, as described in the Bluetooth low energy specification.

---


1. Full qualification and use of these profiles may require FW updates from Broadcom. Some of these profiles are under development/approval at the Bluetooth SIG and conformity with the final approved version is pending. Contact your supplier for updates and the latest list of profiles.

## Infrared Modulator

The BCM20736 includes hardware support for infrared TX. The hardware can transmit both modulated and unmodulated waveforms. For modulated waveforms, hardware inserts the desired carrier frequency into all IR transmissions. IR TX can be sourced from firmware-supplied descriptors, a programmable bit, or the peripheral UART transmitter.

If descriptors are used, they include IR on/off state and the duration between 1–32767  $\mu\text{sec}$ . The BCM20736 IR TX firmware driver inserts this information in a hardware FIFO and makes sure that all descriptors are played out without a glitch due to underrun (see [Figure 2](#)).


**Figure 2: Infrared TX**



## Infrared Learning

The BCM20736 includes hardware support for infrared learning. The hardware can detect both modulated and unmodulated signals. For modulated signals, the BCM20736 can detect carrier frequencies between 10 kHz–500 kHz and the duration that the signal is present or absent. The BCM20736 firmware driver supports further analysis and compression of learned signal. The learned signal can then be played back through the BCM20736 IR TX subsystem (see [Figure 3](#)).

**Figure 3: Infrared RX**



## Wireless Charging

The BCM20736 includes support for wireless charging in hardware, software, and firmware. It supports the protocol for implementing wireless charging solutions based on the specifications written by the Alliance for Wireless Power (A4WP).

The A4WP protocol is embedded in the BCM20736. Hardware and firmware elements required for wireless charging are either implemented in the BCM20736 or can be obtained through a Broadcom technical support representative (see [“Technical Support” on page 8](#)).

An end-to-end charging solution comprises of the following:

- **Power Transmitting Unit (PTU):** The PTU transfers the power to the receiving unit. The receiving unit is any device (phone, wearable, or other embedded device) that needs to be charged. The PTU is typically plugged into a power source such as a wall outlet. The BCM20736 includes the peripherals needed to implement and drive a reference charging circuit and otherwise requires only a few external components. PTU reference designs based on the BCM20736, including bills of material (BOMs), are available through Broadcom technical support. Depending on charging power requirements, a Power Management Unit (PMU) such as the BCM8935X may be included in the design. However, most PTUs requiring < 5W will not need a PMU. The reference designs leverage ADCs, PWMs, and other internal peripherals to help drive the charging circuitry for energy transfer as well as provide feedback for charging control. The application and algorithm that drive the reference designs are available on request.
- **Power Receive Unit (PRU):** The PRU receives energy from the PTU to charge the local device, and is typically embedded in the local device. Like the PTU, a separate PMU may or may not be needed depending on power requirements. PRU reference designs based on the BCM20736, both with and without a PMU, are also available through Broadcom technical support.

## ADC Port

The BCM20736 contains a 16-bit ADC (effective number of bits is 10).

Additionally:

- There are 9 analog input channels in the 32-pin package
- The following GPIOs can be used as ADC inputs:
  - P0
  - P1
  - P8/P33 (select only one)
  - P11
  - P12
  - P13/P28 (select only one)
  - P14/P38 (select only one)
  - P15
  - P32
- The conversion time is 10  $\mu$ s.
- There is a built-in reference with supply- or bandgap-based reference modes.
- The maximum conversion rate is 187 kHz.
- There is a rail-to-rail input swing.

The ADC consists of an analog ADC core that performs the actual analog-to-digital conversion and digital hardware that processes the output of the ADC core into valid ADC output samples. Directed by the firmware, the digital hardware also controls the input multiplexers that select the ADC input signal  $V_{\text{inp}}$  and the ADC reference signals  $V_{\text{ref}}$ .

The ADC input range is selectable by firmware control:

- When an input range of 0–3.6V is used, the input impedance is 3 M $\Omega$ .
- When an input range of 0–2.4V is used, the input impedance is 1.84 M $\Omega$ .
- When an input range of 0–1.2V is used, the input impedance is 680 k $\Omega$ .

ADC modes are defined in [Table 1](#).

**Table 1: ADC Modes**

| <b>Mode</b> | <b>ENOB (Typical)</b> | <b>Maximum Sampling Rate (kHz)</b> | <b>Latency<sup>a</sup> (<math>\mu</math>s)</b> |
|-------------|-----------------------|------------------------------------|------------------------------------------------|
| 0           | 13                    | 5.859                              | 171                                            |
| 1           | 12.6                  | 11.7                               | 85                                             |
| 2           | 12                    | 46.875                             | 21                                             |
| 3           | 11.5                  | 93.75                              | 11                                             |
| 4           | 10                    | 187                                | 5                                              |

a. Settling time after switching channels.

## Serial Peripheral Interface

The BCM20736 has two independent SPI interfaces. One is a master-only interface and the other can be either a master or a slave. Each interface has a 16-byte transmit buffer and a 16-byte receive buffer. To support more flexibility for user applications, the BCM20736 has optional I/O ports that can be configured individually and separately for each functional pin as shown in [Table 2](#), [Table 3](#), and [Table 4](#). The BCM20736 acts as an SPI master device that supports 1.8V or 3.3V SPI slaves. The BCM20736 can also act as an SPI slave device that supports a 1.8V or 3.3V SPI master.

**Table 2: BCM20736 First SPI Set (Master Mode)**

| <b>Pin Name</b>     | <b>SPI_CLK</b> | <b>SPI_MOSI</b> | <b>SPI_MISO</b> | <b>SPI_CS<sup>a</sup></b> |
|---------------------|----------------|-----------------|-----------------|---------------------------|
| Configured Pin Name | SCL            | SDA             | P24             | –                         |
|                     | –              | –               | P26             | –                         |
|                     | –              | –               | P32             | –                         |

a. Any GPIO can be used as SPI\_CS when SPI is in master mode.

**Table 3: BCM20736 Second SPI Set (Master Mode)**

| <b>Pin Name</b>     | <b>SPI_CLK</b> | <b>SPI_MOSI</b> | <b>SPI_MISO</b> | <b>SPI_CS<sup>a</sup></b> |
|---------------------|----------------|-----------------|-----------------|---------------------------|
| Configured Pin Name | P3             | P0              | P1              | –                         |
|                     | –              | P4              | P25             | –                         |
|                     | P24            | P27             | –               | –                         |

a. Any GPIO can be used as SPI\_CS when SPI is in master mode.

**Table 4: BCM20736 Second SPI Set (Slave Mode)**

| <b>Pin Name</b>     | <b>SPI_CLK</b> | <b>SPI_MOSI</b> | <b>SPI_MISO</b> | <b>SPI_CS</b> |
|---------------------|----------------|-----------------|-----------------|---------------|
| Configured Pin Name | P3             | P0              | P1              | P2            |
|                     | –              | P27             | –               | –             |
|                     | P24            | P33             | P25             | P26           |
|                     | –              | –               | –               | P32           |

---

## Microprocessor Unit

The BCM20736 microprocessor unit ( $\mu$ PU) executes software from the link control (LC) layer up to the application layer components. The microprocessor is based on an ARM Cortex-M3, 32-bit RISC processor with embedded ICE-RT debug and JTAG interface units. The  $\mu$ PU has 320 KB of ROM for program storage and boot-up, 60 KB of RAM for scratch-pad data, and patch RAM code. The SoC has a total storage of 380 KB, including RAM and ROM.

The internal boot ROM provides power-on reset flexibility, which enables the same device to be used in different HID applications with an external serial EEPROM or with an external serial flash memory. At power-up, the lowest layer of the protocol stack is executed from the internal ROM memory.

External patches may be applied to the ROM-based firmware to provide flexibility for bug fixes and feature additions. The device can also support the integration of user applications.

## EEPROM Interface

The BCM20736 provides a Broadcom Serial Control (BSC) master interface. BSC is programmed by the CPU to generate four types of bus transfers: read-only, write-only, combined read/write, and combined write/read. BSC supports both low-speed and fast mode devices. BSC is compatible with an NXP I<sup>2</sup>C slave device, except that master arbitration (multiple I<sup>2</sup>C masters contending for the bus) is not supported.

The EEPROM can contain customer application configuration information including application code, configuration data, patches, pairing information, BD\_ADDR, baud rate, SDP service record, and file system information used for code.

Native support for the Microchip 24LC128, Microchip 24AA128, and ST Micro M24128-BR is included.

## Serial Flash Interface


The BCM20736 includes an SPI master controller that can be used to access serial flash memory. The SPI master contains an AHB slave interface, transmit and receive FIFOs, and the SPI core PHY logic.

Devices natively supported include the following:

- Atmel AT25BCM512B
- MXIC MX25V512ZUI-20G

## Internal Reset


Figure 4: Internal Reset Timing



## External Reset

The BCM20736 has an integrated power-on reset circuit that completely resets all circuits to a known power-on state. An external active low reset signal, RESET\_N, can be used to put the BCM20736 in the reset state. The RESET\_N pin has an internal pull-up resistor and, in most applications, it does not require that anything be connected to it. RESET\_N should only be released after the VDDO supply voltage level has been stabilized.

Figure 5: External Reset Timing



## **Integrated Radio Transceiver**

The BCM20736 has an integrated radio transceiver that is optimized for 2.4 GHz Bluetooth wireless systems. It has been designed to provide low power, low cost, and robust communications for applications operating in the globally available 2.4 GHz unlicensed ISM band. It is fully compliant with Bluetooth Radio Specification 4.0 and meets or exceeds the requirements to provide the highest communication link quality of service.

### **Transmitter Path**

The BCM20736 features a fully integrated transmitter. The baseband transmit data is GFSK modulated in the 2.4 GHz ISM band.

### **Digital Modulator**

The digital modulator performs the data modulation and filtering required for the GFSK signal. The fully digital modulator minimizes any frequency drift or anomalies in the modulation characteristics of the transmitted signal.

### **Power Amplifier**

The BCM20736 has an integrated power amplifier (PA) that can transmit up to +4 dBm for class 2 operation.

### **Receiver Path**

The receiver path uses a low IF scheme to downconvert the received signal for demodulation in the digital demodulator and bit synchronizer. The receiver path provides a high degree of linearity, an extended dynamic range, and high-order, on-chip channel filtering to ensure reliable operation in the noisy 2.4 GHz ISM band. The front-end topology, which has built-in out-of-band attenuation, enables the BCM20736 to be used in most applications without off-chip filtering.

### **Digital Demodulator and Bit Synchronizer**

The digital demodulator and bit synchronizer take the low-IF received signal and perform an optimal frequency tracking and bit synchronization algorithm.

### **Receiver Signal Strength Indicator**

The radio portion of the BCM20736 provides a receiver signal strength indicator (RSSI) to the baseband. This enables the controller to take part in a Bluetooth power-controlled link by providing a metric of its own receiver signal strength to determine whether the transmitter should increase or decrease its output power.

### **Local Oscillator**

The local oscillator (LO) provides fast frequency hopping (1600 hops/second) across the 79 maximum available channels. The BCM20736 uses an internal loop filter.

## Calibration

The BCM20736 radio transceiver features a self-contained automated calibration scheme. No user interaction is required during normal operation or during manufacturing to provide optimal performance. Calibration compensates for filter, matching network, and amplifier gain and phase characteristics to yield radio performance within 2% of what is optimal. Calibration takes process and temperature variations into account, and it takes place transparently during normal operation and hop setting times.

## Internal LDO Regulator

The BCM20736 has an integrated 1.2V LDO regulator that provides power to the digital and RF circuits. The 1.2V LDO regulator operates from a 1.425V to 3.63V input supply with a 30 mA maximum load current.



**Note:** Always place the decoupling capacitors near the pins as closely together as possible.

---

## Peripheral Transport Unit

### Broadcom Serial Communications Interface

The BCM20736 provides a 2-pin master BSC interface, which can be used to retrieve configuration information from an external EEPROM or to communicate with peripherals such as track-ball or touch-pad modules, and motion tracking ICs used in mouse devices. The BSC interface is compatible with I<sup>2</sup>C slave devices. The BSC does not support multimaster capability or flexible wait-state insertion by either master or slave devices.

The following transfer clock rates are supported by the BSC:

- 100 kHz
- 400 kHz
- 800 kHz (not a standard I<sup>2</sup>C-compatible speed.)
- 1 MHz (Compatibility with high-speed I<sup>2</sup>C-compatible devices is not guaranteed.)

The following transfer types are supported by the BSC:

- Read (Up to 16 bytes can be read.)
- Write (Up to 16 bytes can be written.)
- Read-then-Write (Up to 16 bytes can be read and up to 16 bytes can be written.)
- Write-then-Read (Up to 16 bytes can be written and up to 16 bytes can be read.)

Hardware controls the transfers, requiring minimal firmware setup and supervision.

The clock pin (SCL) and data pin (SDA) are both open-drain I/O pins. Pull-up resistors external to the BCM20736 are required on both the SCL and SDA pins for proper operation.

## UART Interface

The UART is a standard 2-wire interface (RX and TX) and has adjustable baud rates from 9600 bps to 1.5 Mbps. The baud rate can be selected via a vendor-specific UART HCI command. The interface supports the Bluetooth 3.0 UART HCI (H5) specification. The default baud rate for H5 is 115.2 kbaud.

Both high and low baud rates can be supported by running the UART clock at 24 MHz.

The BCM20736 UART operates correctly with the host UART as long as the combined baud rate error of the two devices is within  $\pm 5\%$ .

## Clock Frequencies

The BCM20736 is set with crystal frequency of 24 MHz.

### Crystal Oscillator

The crystal oscillator requires a crystal with an accuracy of  $\pm 20$  ppm as defined by the Bluetooth specification. Two external load capacitors in the range of 5 pF to 30 pF (see [Figure 6](#)) are required to work with the crystal oscillator. The selection of the load capacitors is crystal-dependent. [Table 5](#) shows the recommended crystal specifications.

**Figure 6: Recommended Oscillator Configuration—12 pF Load Crystal**




Table 5 shows the recommended crystal specifications.

**Table 5: Reference Crystal Electrical Specifications**

| Parameter                     | Conditions    | Minimum     | Typical | Maximum | Unit     |
|-------------------------------|---------------|-------------|---------|---------|----------|
| Nominal frequency             | –             | –           | 24.000  | –       | MHz      |
| Oscillation mode              | –             | Fundamental |         |         | –        |
| Frequency tolerance           | @25°C         | –           | ±10     | –       | ppm      |
| Tolerance stability over temp | @0°C to +70°C | –           | ±10     | –       | ppm      |
| Equivalent series resistance  | –             | –           | –       | 60      | Ω        |
| Load capacitance              | –             | –           | 12      | –       | pF       |
| Operating temperature range   | –             | 0           | –       | +70     | °C       |
| Storage temperature range     | –             | –40         | –       | +125    | °C       |
| Drive level                   | –             | –           | –       | 200     | μΩ       |
| Aging                         | –             | –           | –       | ±10     | ppm/year |
| Shunt capacitance             | –             | –           | –       | 2       | pF       |

## Peripheral Block


The peripheral blocks of the BCM20736 all run from a single 128 kHz low-power RC oscillator. The oscillator can be turned on at the request of any of the peripherals. If the peripheral is not enabled, it shall not assert its clock request line.

The keyboard scanner is a special case, in that it may drop its clock request line even when enabled, and then reassert the clock request line if a keypress is detected.

## 32 kHz Crystal Oscillator

Figure 7 shows the 32 kHz crystal (XTAL) oscillator with external components and Table 6 lists the oscillator's characteristics. It is a standard Pierce oscillator using a comparator with hysteresis on the output to create a single-ended digital output. The hysteresis was added to eliminate any chatter when the input is around the threshold of the comparator and is ~100 mV. This circuit can be operated with a 32 kHz or 32.768 kHz crystal oscillator or be driven with a clock input at similar frequency. The default component values are: R1 = 10 MΩ, C1 = C2 = ~10 pF. The values of C1 and C2 are used to fine-tune the oscillator.

**Figure 7: 32 kHz Oscillator Block Diagram**



**Table 6: XTAL Oscillator Characteristics**

| <b>Parameter</b>       | <b>Symbol</b>        | <b>Conditions</b>     | <b>Minimum</b> | <b>Typical</b> | <b>Maximum</b> | <b>Unit</b> |
|------------------------|----------------------|-----------------------|----------------|----------------|----------------|-------------|
| Output frequency       | $F_{\text{oscout}}$  | –                     | –              | 32.768         | –              | kHz         |
| Frequency tolerance    | –                    | Crystal dependent     | –              | 100            | –              | ppm         |
| Start-up time          | $T_{\text{startup}}$ | –                     | –              | –              | 500            | ms          |
| XTAL drive level       | $P_{\text{drv}}$     | For crystal selection | 0.5            | –              | –              | $\mu\Omega$ |
| XTAL series resistance | $R_{\text{series}}$  | For crystal selection | –              | –              | 70             | k $\Omega$  |
| XTAL shunt capacitance | $C_{\text{shunt}}$   | For crystal selection | –              | –              | 1.3            | pF          |

## GPIO Port

The BCM20736 has 14 general-purpose I/Os (GPIOs) in the 32-pin package. All GPIOs support programmable pull-up and pull-down resistors, and all support a 2 mA drive strength except P26, P27, and P28, which provide a 16 mA drive strength at 3.3V supply.

The following GPIOs are available:

- P0–P4
- P8/P33 (Dual bonded, only one of two is available.)
- P11/P27 (Dual bonded, only one of two is available.)
- P12/P26 (Dual bonded, only one of two is available.)
- P13/P28 (Dual bonded, only one of two is available.)
- P14/P38 (Dual bonded, only one of two is available.)
- P15
- P24
- P25
- P32

For a description of all GPIOs, see [Table 10: “QFN Package GPIO Pin Descriptions,” on page 33.](#)


## PWM

The BCM20736 has four internal PWM channels. The PWM module is described as follows:

- PWM0–3
- The following GPIOs can be mapped as PWMs:
  - P26
  - P27
  - P14/P28 (Dual bonded, only one of two is available.)
  - P13
- Each of the PWM channels, PWM0–3, contains the following registers:
  - 10-bit initial value register (read/write)
  - 10-bit toggle register (read/write)
  - 10-bit PWM counter value register (read)
- The PWM configuration register is shared among PWM0–3 (read/write). This 12-bit register is used:
  - To configure each PWM channel.
  - To select the clock of each PWM channel.
  - To change the phase of each PWM channel.

Figure 8 shows the structure of one PWM channel.

**Figure 8: PWM Channel Block Diagram**



## Power Management Unit

The Power Management Unit (PMU) provides power management features that can be invoked by software through power management registers or packet-handling in the baseband core.

## RF Power Management

The BBC generates power-down control signals for the transmit path, receive path, PLL, and power amplifier to the 2.4 GHz transceiver, which then processes the power-down functions accordingly.

## Host Controller Power Management

Power is automatically managed by the firmware based on input device activity. As a power-saving task, the firmware controls the disabling of the on-chip regulator when in deep sleep mode.

## BBC Power Management

There are several low-power operations for the BBC:

- Physical layer packet handling turns RF on and off dynamically within packet TX and RX.
- Bluetooth-specified low-power connection mode. While in these low-power connection modes, the BCM20736 runs on the Low Power Oscillator and wakes up after a predefined time period.

The BCM20736 automatically adjusts its power dissipation based on user activity. The following power modes are supported:

- Active mode
- Idle mode
- Sleep mode
- HIDOFF (Deep Sleep) mode
- Timed Deep Sleep mode

The BCM20736 transitions to the next lower state after a programmable period of user inactivity. Busy mode is immediately entered when user activity resumes.

In HIDOFF (Deep Sleep) mode, the BCM20736 baseband and core are powered off by disabling power to LDOOUT. The VDDO domain remains powered up and will turn the remainder of the chip on when it detects user events. This mode minimizes chip power consumption and is intended for long periods of inactivity.

## Section 2: Pin Information

### Pin Descriptions

Table 7 provides pin descriptions for the QFN package.

**Table 7: QFN Package Pin Descriptions**

| Pin Number                                   | Pin Name | I/O    | Power Domain | Description                                                                                                                               |
|----------------------------------------------|----------|--------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------|
| <b>Radio I/O</b>                             |          |        |              |                                                                                                                                           |
| 6                                            | RF       | I/O    | VDD_RF       | RF antenna port                                                                                                                           |
| <b>RF Power Supplies</b>                     |          |        |              |                                                                                                                                           |
| 4                                            | VDDIF    | I      | VDD_RF       | IFPLL power supply                                                                                                                        |
| 5                                            | VDDFE    | I      | VDD_RF       | RF front-end supply                                                                                                                       |
| 7                                            | VDDVCO   | I      | VDD_RF       | VCO, LOGEN supply                                                                                                                         |
| 8                                            | VDDPLL   | I      | VDD_RF       | RFPLL and crystal oscillator supply                                                                                                       |
| <b>Power Supplies</b>                        |          |        |              |                                                                                                                                           |
| 11                                           | VDDC     | I      | VDDC         | Baseband core supply                                                                                                                      |
| 28                                           | VDDO     | I      | VDDO         | I/O pad and core supply                                                                                                                   |
| 14                                           | VDDM     | I      | VDDM         | I/O pad supply                                                                                                                            |
| <b>Clock Generator and Crystal Interface</b> |          |        |              |                                                                                                                                           |
| 9                                            | XTALI    | I      | VDD_RF       | Crystal oscillator input. See <a href="#">page 19</a> for options.                                                                        |
| 10                                           | XTALO    | O      | VDD_RF       | Crystal oscillator output.                                                                                                                |
| 1                                            | XTALI32K | I      | VDDO         | Low-power oscillator (LPO) input is used.<br>Alternative Function: <ul style="list-style-type: none"> <li>• P11</li> <li>• P27</li> </ul> |
| 32                                           | XTALO32K | O      | VDDO         | Low-power oscillator (LPO) output.<br>Alternative Function: <ul style="list-style-type: none"> <li>• P12</li> <li>• P26</li> </ul>        |
| <b>Core</b>                                  |          |        |              |                                                                                                                                           |
| 18                                           | RESET_N  | I/O PU | VDDO         | Active-low system reset with open-drain output & internal pull-up resistor                                                                |
| 17                                           | TMC      | I      | VDDO         | Test mode control<br>High: test mode<br>Connect to GND if not used.                                                                       |

**Table 7: QFN Package Pin Descriptions (Cont.)**

| <b>Pin Number</b>                   | <b>Pin Name</b> | <b>I/O</b> | <b>Power Domain</b> | <b>Description</b>                                                                                                                                                                           |
|-------------------------------------|-----------------|------------|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| <b>UART</b>                         |                 |            |                     |                                                                                                                                                                                              |
| 12                                  | UART_RXD        | I          | VDDM                | UART serial input – Serial data input for the HCI UART interface. Leave unconnected if not used.<br>Alternative function:<br><ul style="list-style-type: none"> <li>GPIO3</li> </ul>         |
| 13                                  | UART_TXD        | O, PU      | VDDM                | UART serial output – Serial data output for the HCI UART interface. Leave unconnected if not used.<br>Alternative Function:<br><ul style="list-style-type: none"> <li>GPIO2</li> </ul>       |
| <b>BSC</b>                          |                 |            |                     |                                                                                                                                                                                              |
| 15                                  | SDA             | I/O, PU    | VDDM                | Data signal for an external I <sup>2</sup> C device.<br>Alternative function:<br><ul style="list-style-type: none"> <li>SPI_1: MOSI (master only)</li> <li>GPIO0</li> <li>CTS</li> </ul>     |
| 16                                  | SCL             | I/O, PU    | VDDM                | Clock signal for an external I <sup>2</sup> C device.<br>Alternative function:<br><ul style="list-style-type: none"> <li>SPI_1: SPI_CLK (master only)</li> <li>GPIO1</li> <li>RTS</li> </ul> |
| <b>LDO Regulator Power Supplies</b> |                 |            |                     |                                                                                                                                                                                              |
| 2                                   | LDOIN           | I          | N/A                 | Battery input supply for the LDO                                                                                                                                                             |
| 3                                   | LDOOUT          | O          | N/A                 | LDO output                                                                                                                                                                                   |

Table 8 provides pin descriptions for the WLCSP package. The table is ordered by pin name.

**Table 8: WLCSP Package Pin Descriptions**

| <b>Pin Numbers</b> | <b>Pin Name</b> | <b>Type</b> | <b>Power Domain</b> | <b>Description</b>                   |
|--------------------|-----------------|-------------|---------------------|--------------------------------------|
| 57                 | AVSS            | I           | AVSS                | Analog ground                        |
| 69                 | FEVDD           | I           | FEVDD               | RF front-end supply                  |
| 70                 | FEVSS           | I           | VSS                 | Ground                               |
| 67                 | IFVDD           | I           | IFVDD               | IF PLL power supply                  |
| 54, 68, 71, 72     | IFVSS           | I           | VSS                 | Ground                               |
| 76                 | PLLVD           | I           | PLLVD               | RF PLL and crystal oscillator supply |
| 79                 | PLLVS           | I           | VSS                 | Ground                               |

**Table 8: WLCSP Package Pin Descriptions (Cont.)**

| <b>Pin Numbers</b> | <b>Pin Name</b> | <b>Type</b> | <b>Power Domain</b> | <b>Description</b>                                                                                        |
|--------------------|-----------------|-------------|---------------------|-----------------------------------------------------------------------------------------------------------|
| 21                 | P0              | I           | VDDO                | General purpose I/O<br>(See <a href="#">Table 11: “WLCSP Package GPIO Pin Descriptions,”</a> on page 36.) |
| 26                 | P1              | I           | VDDO                |                                                                                                           |
| 22                 | P2              | I           | VDDO                |                                                                                                           |
| 13                 | P3              | I           | VDDO                |                                                                                                           |
| 31                 | P4              | I           | VDDO                |                                                                                                           |
| 14                 | P5              | I           | VDDO                |                                                                                                           |
| 27                 | P6              | I           | VDDO                |                                                                                                           |
| 18                 | P7              | I           | VDDO                |                                                                                                           |
| 36                 | P8              | I           | VDDO                |                                                                                                           |
| 63                 | P9              | I           | VDDO                |                                                                                                           |
| 53                 | P10             | I           | VDDO                |                                                                                                           |
| 66                 | P11             | I           | VDDO                |                                                                                                           |
| 55                 | P12             | I           | VDDO                |                                                                                                           |
| 20                 | P13             | I           | VDDO                |                                                                                                           |
| 35                 | P14             | I           | VDDO                |                                                                                                           |
| 52                 | P15             | I           | VDDO                |                                                                                                           |
| 32                 | P16             | I           | VDDO                |                                                                                                           |
| 23                 | P17             | I           | VDDO                |                                                                                                           |
| 41                 | P18             | I           | VDDO                |                                                                                                           |
| 28                 | P19             | I           | VDDO                |                                                                                                           |
| 33                 | P20             | I           | VDDO                |                                                                                                           |
| 43                 | P21             | I           | VDDO                |                                                                                                           |
| 15                 | P22             | I           | VDDO                |                                                                                                           |
| 48                 | P23             | I           | VDDO                |                                                                                                           |
| 47                 | P24             | I           | VDDO                |                                                                                                           |
| 19                 | P25             | I           | VDDO                |                                                                                                           |
| 30                 | P26             | I           | VDDO                |                                                                                                           |
| 25                 | P27             | I           | VDDO                |                                                                                                           |
| 49                 | P28             | I           | VDDO                |                                                                                                           |
| 44                 | P29             | I           | VDDO                |                                                                                                           |
| 50                 | P30             | I           | VDDO                |                                                                                                           |
| 39                 | P31             | I           | VDDO                |                                                                                                           |
| 38                 | P32             | I           | VDDO                |                                                                                                           |
| 46                 | P33             | I           | VDDO                |                                                                                                           |
| 34                 | P34             | I           | VDDO                |                                                                                                           |
| 29                 | P35             | I           | VDDO                |                                                                                                           |
| 62                 | P36             | I           | VDDO                |                                                                                                           |
| 64                 | P37             | I           | VDDO                |                                                                                                           |
| 24                 | P38             | I           | VDDO                |                                                                                                           |
| 51                 | P39             | I           | VDDO                |                                                                                                           |

**Table 8: WLCSP Package Pin Descriptions (Cont.)**

| <b>Pin Numbers</b> | <b>Pin Name</b> | <b>Type</b> | <b>Power Domain</b> | <b>Description</b>                                                                                                                                                                              |
|--------------------|-----------------|-------------|---------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 73                 | RF              | I/O         | VDD_RF              | RF antenna port                                                                                                                                                                                 |
| 16                 | RST_N           | I/O PU      | VDDO                | Active-low system reset with open-drain output & internal pull-up resistor                                                                                                                      |
| 2                  | SCL             | I/O, PU     | VDDM                | Clock signal for an external I <sup>2</sup> C device.<br>Alternative function: <ul style="list-style-type: none"> <li>• SPI_1: SPI_CLK (master only)</li> <li>• GPIO1</li> <li>• RTS</li> </ul> |
| 7                  | SDA             | I/O, PU     | VDDM                | Data signal for an external I <sup>2</sup> C device.<br>Alternative function: <ul style="list-style-type: none"> <li>• SPI_1: MOSI (master only)</li> <li>• GPIO0</li> <li>• CTS</li> </ul>     |
| 11                 | TMC             | I           | VDDO                | Test mode control<br>High: test mode<br>Connect to GND if not used.                                                                                                                             |
| 10                 | UART_RXD        | I           | VDDM                | UART serial input – Serial data input for the HCI UART interface. Leave unconnected if not used.<br>Alternative function: <ul style="list-style-type: none"> <li>• GPIO3</li> </ul>             |
| 9                  | UART_TXD        | O, PU       | VDDM                | UART serial output – Serial data output for the HCI UART interface. Leave unconnected if not used.<br>Alternative Function: <ul style="list-style-type: none"> <li>• GPIO2</li> </ul>           |
| 77, 80             | VCOVDD          | I           | VCOVDD              | VCO and LO generator supply                                                                                                                                                                     |
| 74                 | VCOVSS          | I           | N/A                 | Ground                                                                                                                                                                                          |
| 1, 4               | VDDC            | I           | VDDC                | Baseband core supply                                                                                                                                                                            |
| 3                  | VDDM            | I           | VDDM                | I/O pad supply                                                                                                                                                                                  |
| 17, 37, 45, 58     | VDDO            | I           | VDDO                | I/O pad and core supply                                                                                                                                                                         |
| 65                 | VREG            | O           | VREG                | Internal LDO regulator output                                                                                                                                                                   |
| 60                 | VR3V            | I           | N/A                 | Internal LDO regulator input                                                                                                                                                                    |
| 5, 6, 8            | VSSC            | I           | N/A                 | Ground                                                                                                                                                                                          |
| 12, 40, 59         | VSSO            | I           | N/A                 | Ground                                                                                                                                                                                          |
| 42                 | VSS0            | I           | N/A                 | Ground                                                                                                                                                                                          |
| 75                 | XIN             | I           | VDD_RF              | Crystal oscillator input. See <a href="#">page 19</a> for options.                                                                                                                              |
| 78                 | XOUT            | O           | VDD_RF              | Crystal oscillator output.                                                                                                                                                                      |
| 61                 | XTAL32KI        | I           | VDDO                | Low-power oscillator (LPO) input is used.                                                                                                                                                       |
| 56                 | XTAL32KO        | O           | VDDO                | Low-power oscillator (LPO) output.                                                                                                                                                              |

Pin Maps

Figure 9 shows the ball map of the QFN package.

Figure 9: 32-Pin QFN Ball Map





Figure 10 shows the bump map of the WLCSP package.

**Figure 10: 80-Pin WLCSP Bump Map—Top View of Package with Bumps Facing Down**



## WLCSP Pin List and Coordinates

Table 9 provides the WLCSP pin list and coordinates.

**Table 9: WLCSP Pin List and Coordinates**

| Bump # | Net Name | Package Bottom View<br>(Bumps Facing Up)<br>Package Center (0,0) |              | Package Top View<br>(Bumps Facing Down)<br>Package Center (0,0) |              |
|--------|----------|------------------------------------------------------------------|--------------|-----------------------------------------------------------------|--------------|
|        |          | X Coordinate                                                     | Y Coordinate | X Coordinate                                                    | Y Coordinate |
| 1      | VDDC     | -895.5                                                           | -877.2587    | -895.5                                                          | 877.2587     |
| 2      | SCL      | -895.5                                                           | -677.2587    | -895.5                                                          | 677.2587     |
| 3      | VDDM     | -895.5                                                           | -477.2587    | -895.5                                                          | 477.2587     |
| 4      | VDDC     | -895.5                                                           | -277.2587    | -895.5                                                          | 277.2587     |
| 5      | VSSC     | -895.5                                                           | -77.2587     | -895.5                                                          | 77.2587      |
| 6      | VSSC     | -695.5                                                           | -877.2587    | -695.5                                                          | 877.2587     |
| 7      | SDA      | -695.5                                                           | -677.2587    | -695.5                                                          | 677.2587     |
| 8      | VSSC     | -695.5                                                           | -477.2587    | -695.5                                                          | 477.2587     |
| 9      | UART_TXD | -695.5                                                           | -277.2587    | -695.5                                                          | 277.2587     |
| 10     | UART_RXD | -695.5                                                           | -77.2587     | -695.5                                                          | 77.2587      |
| 11     | TMC      | -495.5                                                           | -877.2587    | -495.5                                                          | 877.2587     |
| 12     | VSSO     | -495.5                                                           | -677.2587    | -495.5                                                          | 677.2587     |
| 13     | P3       | -495.5                                                           | -477.2587    | -495.5                                                          | 477.2587     |
| 14     | P5       | -495.5                                                           | -277.2587    | -495.5                                                          | 277.2587     |
| 15     | P22      | -495.5                                                           | -77.2587     | -495.5                                                          | 77.2587      |
| 16     | RST_N    | -295.5                                                           | -877.2587    | -295.5                                                          | 877.2587     |
| 17     | VDDO     | -295.5                                                           | -677.2587    | -295.5                                                          | 677.2587     |
| 18     | P7       | -295.5                                                           | -477.2587    | -295.5                                                          | 477.2587     |
| 19     | P25      | -295.5                                                           | -277.2587    | -295.5                                                          | 277.2587     |
| 20     | P13      | -295.5                                                           | -77.2587     | -295.5                                                          | 77.2587      |
| 21     | P0       | -95.5                                                            | -877.2587    | -95.5                                                           | 877.2587     |
| 22     | P2       | -95.5                                                            | -677.2587    | -95.5                                                           | 677.2587     |
| 23     | P17      | -95.5                                                            | -477.2587    | -95.5                                                           | 477.2587     |
| 24     | P38      | -95.5                                                            | -277.2587    | -95.5                                                           | 277.2587     |
| 25     | P27      | -95.5                                                            | -77.2587     | -95.5                                                           | 77.2587      |
| 26     | P1       | 104.5                                                            | -877.2587    | 104.5                                                           | 877.2587     |
| 27     | P6       | 104.5                                                            | -677.2587    | 104.5                                                           | 677.2587     |
| 28     | P19      | 104.5                                                            | -477.2587    | 104.5                                                           | 477.2587     |
| 29     | P35      | 104.5                                                            | -277.2587    | 104.5                                                           | 277.2587     |
| 30     | P26      | 104.5                                                            | -77.2587     | 104.5                                                           | 77.2587      |
| 31     | P4       | 304.5                                                            | -877.2587    | 304.5                                                           | 877.2587     |
| 32     | P16      | 304.5                                                            | -677.2587    | 304.5                                                           | 677.2587     |

**Table 9: WLCSP Pin List and Coordinates (Cont.)**

| <b>Bump #</b> | <b>Net Name</b> | <b>Package Bottom View<br/>(Bumps Facing Up)<br/>Package Center (0,0)</b> |                     | <b>Package Top View<br/>(Bumps Facing Down)<br/>Package Center (0,0)</b> |                     |
|---------------|-----------------|---------------------------------------------------------------------------|---------------------|--------------------------------------------------------------------------|---------------------|
|               |                 | <b>X Coordinate</b>                                                       | <b>Y Coordinate</b> | <b>X Coordinate</b>                                                      | <b>Y Coordinate</b> |
| 33            | P20             | 304.5                                                                     | -477.2587           | 304.5                                                                    | 477.2587            |
| 34            | P34             | 304.5                                                                     | -277.2587           | 304.5                                                                    | 277.2587            |
| 35            | P14             | 304.5                                                                     | -77.2587            | 304.5                                                                    | 77.2587             |
| 36            | P8              | 504.5                                                                     | -877.2587           | 504.5                                                                    | 877.2587            |
| 37            | VDDO            | 504.5                                                                     | -677.2587           | 504.5                                                                    | 677.2587            |
| 38            | P32             | 504.5                                                                     | -477.2587           | 504.5                                                                    | 477.2587            |
| 39            | P31             | 504.5                                                                     | -277.2587           | 504.5                                                                    | 277.2587            |
| 40            | VSSO            | 504.5                                                                     | -77.2587            | 504.5                                                                    | 77.2587             |
| 41            | P18             | 704.5                                                                     | -877.2587           | 704.5                                                                    | 877.2587            |
| 42            | VSS0            | 704.5                                                                     | -677.2587           | 704.5                                                                    | 677.2587            |
| 43            | P21             | 704.5                                                                     | -477.2587           | 704.5                                                                    | 477.2587            |
| 44            | P29             | 704.5                                                                     | -277.2587           | 704.5                                                                    | 277.2587            |
| 45            | VDDO            | 704.5                                                                     | -77.2587            | 704.5                                                                    | 77.2587             |
| 46            | P33             | 904.5                                                                     | -877.2587           | 904.5                                                                    | 877.2587            |
| 47            | P24             | 904.5                                                                     | -677.2587           | 904.5                                                                    | 677.2587            |
| 48            | P23             | 904.5                                                                     | -477.2587           | 904.5                                                                    | 477.2587            |
| 49            | P28             | 904.5                                                                     | -277.2587           | 904.5                                                                    | 277.2587            |
| 50            | P30             | 904.5                                                                     | -77.2587            | 904.5                                                                    | 77.2587             |
| 51            | P39             | 794                                                                       | 322.7413            | 794                                                                      | -322.7413           |
| 52            | P15             | 594                                                                       | 322.7413            | 594                                                                      | -322.7413           |
| 53            | P10             | 394                                                                       | 322.7413            | 394                                                                      | -322.7413           |
| 54            | IFVSS           | 211.14                                                                    | 422.7413            | 211.14                                                                   | -422.7413           |
| 55            | P12             | 794                                                                       | 522.7413            | 794                                                                      | -522.7413           |
| 56            | XTAL32KO        | 594                                                                       | 522.7413            | 594                                                                      | -522.7413           |
| 57            | AVSS            | 394                                                                       | 522.7413            | 394                                                                      | -522.7413           |
| 58            | VDDO            | 794                                                                       | 922.7413            | 794                                                                      | -922.7413           |
| 59            | VSSO            | 594                                                                       | 922.7413            | 594                                                                      | -922.7413           |
| 60            | VR3V            | 394                                                                       | 922.7413            | 394                                                                      | -922.7413           |
| 61            | XTAL32KI        | 794                                                                       | 722.7413            | 794                                                                      | -722.7413           |
| 62            | P36             | 794                                                                       | 122.7413            | 794                                                                      | -122.7413           |
| 63            | P9              | 594                                                                       | 722.7413            | 594                                                                      | -722.7413           |
| 64            | P37             | 594                                                                       | 122.7413            | 594                                                                      | -122.7413           |
| 65            | VREG            | 394                                                                       | 722.7413            | 394                                                                      | -722.7413           |
| 66            | P11             | 394                                                                       | 122.7413            | 394                                                                      | -122.7413           |
| 67            | IFVDD           | 194                                                                       | 922.7413            | 194                                                                      | -922.7413           |
| 68            | IFVSS           | 194                                                                       | 722.7413            | 194                                                                      | -722.7413           |

**Table 9: WLCSP Pin List and Coordinates (Cont.)**

| <b>Bump #</b> | <b>Net Name</b> | <b>Package Bottom View<br/>(Bumps Facing Up)<br/>Package Center (0,0)</b> |                     | <b>Package Top View<br/>(Bumps Facing Down)<br/>Package Center (0,0)</b> |                     |
|---------------|-----------------|---------------------------------------------------------------------------|---------------------|--------------------------------------------------------------------------|---------------------|
|               |                 | <b>X Coordinate</b>                                                       | <b>Y Coordinate</b> | <b>X Coordinate</b>                                                      | <b>Y Coordinate</b> |
| 69            | FEVDD           | -6                                                                        | 922.7413            | -6                                                                       | -922.7413           |
| 70            | FEVSS           | -6                                                                        | 722.7413            | -6                                                                       | -722.7413           |
| 71            | IFVSS           | -75.35                                                                    | 224.6363            | -75.35                                                                   | -224.6363           |
| 72            | IFVSS           | -275.35                                                                   | 224.6363            | -275.35                                                                  | -224.6363           |
| 73            | RF              | -330.025                                                                  | 822.7413            | -330.025                                                                 | -822.7413           |
| 74            | VCOVSS          | -517.5                                                                    | 927.0313            | -517.5                                                                   | -927.0313           |
| 75            | XIN             | -651.09                                                                   | 154.5313            | -651.09                                                                  | -154.5313           |
| 76            | PLLVDD          | -651.09                                                                   | 354.5313            | -651.09                                                                  | -354.5313           |
| 77            | VCOVDD          | -717.5                                                                    | 927.0313            | -717.5                                                                   | -927.0313           |
| 78            | XOUT            | -851.09                                                                   | 154.5313            | -851.09                                                                  | -154.5313           |
| 79            | PLLVSS          | -851.09                                                                   | 354.5313            | -851.09                                                                  | -354.5313           |
| 80            | VCOVDD          | -917.5                                                                    | 927.0313            | -917.5                                                                   | -927.0313           |

## Section 3: GPIO Information

Table 10 provides the GPIO alternate function descriptions for the QFN package.

**Table 10: QFN Package GPIO Pin Descriptions<sup>a</sup>**

| <b>Pin Number</b> | <b>Pin Name</b> | <b>Default Direction</b> | <b>After POR State</b> | <b>Power Domain</b> | <b>Alternate Function Description</b>                                                                                                                                                                                                    |
|-------------------|-----------------|--------------------------|------------------------|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 19                | P0              | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P0</li> <li>A/D converter input</li> <li>Peripheral UART: puart_tx</li> <li>SPI_2: MOSI (master and slave)</li> <li>IR_RX</li> <li>60Hz_main</li> <li>Not available during TMC=1</li> </ul> |
| 20                | P1              | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P1</li> <li>A/D converter input</li> <li>Peripheral UART: puart_rts</li> <li>SPI_2: MISO (master and slave)</li> <li>IR_TX</li> </ul>                                                       |
| 21                | P3              | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P3</li> <li>Peripheral UART: puart_cts</li> <li>SPI_2: SPI_CLK (master and slave)</li> </ul>                                                                                                |
| 22                | P2              | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P2</li> <li>Peripheral UART: puart_rx</li> <li>SPI_2: SPI_CS (slave only)</li> <li>SPI_2: SPI_MOSI (master only)</li> </ul>                                                                 |
| 23                | P4              | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P4</li> <li>Peripheral UART: puart_rx</li> <li>SPI_2: MOSI (master and slave)</li> <li>IR_TX</li> </ul>                                                                                     |
| 24                | P8              | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P8</li> <li>A/D converter input</li> <li>External T/R switch control: ~tx_pd</li> </ul>                                                                                                     |
|                   | P33             | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P33</li> <li>A/D converter input</li> <li>SPI_2: MOSI (slave only)</li> <li>Auxiliary clock output: ACLK1</li> <li>Peripheral UART: puart_rx</li> </ul>                                     |

**Table 10: QFN Package GPIO Pin Descriptions<sup>a</sup> (Cont.)**

| <b>Pin Number</b> | <b>Pin Name</b> | <b>Default Direction</b> | <b>After POR State</b> | <b>Power Domain</b> | <b>Alternate Function Description</b>                                                                                                             |
|-------------------|-----------------|--------------------------|------------------------|---------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| 1                 | P11             | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P11</li> <li>A/D converter input</li> <li>XTALI32K</li> </ul>                                        |
|                   | P27<br>PWM1     | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P27</li> <li>SPI_2: MOSI (master and slave)</li> </ul> Current: 16 mA                                |
| 32                | P12             | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P12</li> <li>A/D converter input</li> <li>XTALO32K</li> </ul>                                        |
|                   | P26<br>PWM0     | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P26</li> <li>SPI_2: SPI_CS (slave only)</li> <li>SPI_1: MISO (master only)</li> </ul> Current: 16 mA |
| 29                | P13<br>PWM3     | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P13</li> <li>A/D converter input</li> </ul>                                                          |
|                   | P28<br>PWM2     | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P28</li> <li>A/D converter input</li> <li>LED1</li> <li>IR_TX</li> </ul> Current: 16 mA              |
| 30                | P14<br>PWM2     | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P14</li> <li>A/D converter input</li> </ul>                                                          |
|                   | P38             | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P38</li> <li>A/D converter input</li> <li>SPI_2: MOSI (master and slave)</li> <li>IR_TX</li> </ul>   |
| 31                | P15             | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P15</li> <li>A/D converter input</li> <li>IR_RX</li> <li>60 Hz_main</li> </ul>                       |

**Table 10: QFN Package GPIO Pin Descriptions<sup>a</sup> (Cont.)**

| <b>Pin Number</b> | <b>Pin Name</b> | <b>Default Direction</b> | <b>After POR State</b> | <b>Power Domain</b> | <b>Alternate Function Description</b>                                                                                                                                                                                                                 |
|-------------------|-----------------|--------------------------|------------------------|---------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27                | P24             | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>• GPIO: P24</li> <li>• SPI_2: SPI_CLK (master and slave)</li> <li>• SPI_1: MISO (master only)</li> <li>• Peripheral UART: puart_tx</li> </ul>                                                                  |
| 26                | P25             | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>• GPIO: P25</li> <li>• SPI_2: MISO (master and slave)</li> <li>• Peripheral UART: puart_rx</li> </ul>                                                                                                          |
| 25                | P32             | Input                    | Input floating         | VDDO                | <ul style="list-style-type: none"> <li>• GPIO: P32</li> <li>• A/D converter input</li> <li>• SPI_2: SPI_CS (slave only)</li> <li>• SPI_1: MISO (master only)</li> <li>• Auxiliary clock output: ACLK0</li> <li>• Peripheral UART: puart_tx</li> </ul> |

a. During a power-on reset, all inputs are disabled.

Table 11 provides the GPIO alternate function descriptions for the WLCSP package.

**Table 11: WLCSP Package GPIO Pin Descriptions<sup>a</sup>**

| <b>Pin Number</b> | <b>Pin Name</b> | <b>Default Direction</b> | <b>After POR</b> | <b>Power Domain</b> | <b>Alternate Function Description</b>                                                                                                                                                                                                                                              |
|-------------------|-----------------|--------------------------|------------------|---------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 21                | P0              | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P0</li> <li>Keyboard scan input (row): KSI0</li> <li>A/D converter input</li> <li>Peripheral UART: puart_tx</li> <li>SPI_2: MOSI (master and slave)</li> <li>IR_RX</li> <li>60 Hz_main</li> <li>Not available during TMC=1</li> </ul> |
| 26                | P1              | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P1</li> <li>Keyboard scan input (row): KSI1</li> <li>A/D converter input</li> <li>Peripheral UART: puart_rts</li> <li>SPI_2: MISO (master and slave)</li> <li>IR_TX</li> </ul>                                                        |
| 22                | P2              | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P2</li> <li>Keyboard scan input (row): KSI2</li> <li>Quadrature: QDX0</li> <li>Peripheral UART: puart_rx</li> <li>SPI_2: SPI_CS (slave only)</li> <li>SPI_2: SPI_MOSI (master only)</li> </ul>                                        |
| 13                | P3              | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P3</li> <li>Keyboard scan input (row): KSI3</li> <li>Quadrature: QDX1</li> <li>Peripheral UART: puart_cts</li> <li>SPI_2: SPI_CLK (master and slave)</li> </ul>                                                                       |
| 31                | P4              | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P4</li> <li>Keyboard scan input (row): KSI4</li> <li>Quadrature: QDY0</li> <li>Peripheral UART: puart_rx</li> <li>SPI_2: MOSI (master and slave)</li> <li>IR_TX</li> </ul>                                                            |
| 14                | P5              | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P5</li> <li>Keyboard scan input (row): KSI5</li> <li>Quadrature: QDY1</li> <li>Peripheral UART: puart_tx</li> <li>SPI_2: MISO (master and slave)</li> </ul>                                                                           |

**Table 11: WLCSP Package GPIO Pin Descriptions<sup>a</sup> (Cont.)**

| <b>Pin Number</b> | <b>Pin Name</b> | <b>Default Direction</b> | <b>After POR</b> | <b>Power Domain</b> | <b>Alternate Function Description</b>                                                                                                                                                                                    |
|-------------------|-----------------|--------------------------|------------------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27                | P6<br>PWM2      | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P6</li> <li>Keyboard scan input (row): KSI6</li> <li>Quadrature: QDZ0</li> <li>Peripheral UART: puart_rts</li> <li>SPI_2: SPI_CS (slave only)</li> <li>60Hz_main</li> </ul> |
| 18                | P7              | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P7</li> <li>Keyboard scan input (row): KSI7</li> <li>Quadrature: QDZ1</li> <li>Peripheral UART: puart_cts</li> <li>SPI_2: SPI_CLK (master and slave)</li> </ul>             |
| 36                | P8              | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P8</li> <li>Keyboard scan output (column): KSO0</li> <li>A/D converter input</li> <li>External T/R switch control: ~tx_pd</li> </ul>                                        |
| 63                | P9              | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P9</li> <li>Keyboard scan output (column): KSO1</li> <li>A/D converter input</li> <li>External T/R switch control: tx_pd</li> </ul>                                         |
| 53                | P10<br>PWM3     | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P10</li> <li>Keyboard scan output (column): KSO2</li> <li>A/D converter input</li> </ul>                                                                                    |
| 66                | P11             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P11</li> <li>Keyboard scan output (column): KSO3</li> <li>A/D converter input</li> <li>XTALI32K (40-QFN only)</li> </ul>                                                    |
| 55                | P12             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P12</li> <li>Keyboard scan output (column): KSO4</li> <li>A/D converter input</li> <li>XTALO32K (40-QFN only)</li> </ul>                                                    |
| 20                | P13<br>PWM3     | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P13</li> <li>Keyboard scan output (column): KSO5</li> <li>A/D converter input</li> <li>Alternative Function: P28</li> </ul>                                                 |
| 35                | P14<br>PWM2     | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P14</li> <li>Keyboard scan output (column): KSO6</li> <li>A/D converter input</li> </ul>                                                                                    |

**Table 11: WLCSP Package GPIO Pin Descriptions<sup>a</sup> (Cont.)**

| <b>Pin Number</b> | <b>Pin Name</b> | <b>Default Direction</b> | <b>After POR</b> | <b>Power Domain</b> | <b>Alternate Function Description</b>                                                                                                                                                                                      |
|-------------------|-----------------|--------------------------|------------------|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 52                | P15             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P15</li> <li>Keyboard scan output (column): KSO7</li> <li>A/D converter input</li> <li>IR_RX</li> <li>60Hz_main</li> <li>Alternative Function: P26</li> </ul>                 |
| 32                | P16             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P16</li> <li>Keyboard scan output (column): KSO8</li> </ul>                                                                                                                   |
| 23                | P17             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P17</li> <li>Keyboard scan output (column): KSO9</li> <li>A/D converter input</li> </ul>                                                                                      |
| 41                | P18             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P18</li> <li>Keyboard scan output (column): KSO10</li> <li>A/D converter input</li> </ul>                                                                                     |
| 28                | P19             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P19</li> <li>Keyboard scan output (column): KSO11</li> <li>A/D converter input</li> </ul>                                                                                     |
| 33                | P20             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P20</li> <li>Keyboard scan output (column): KSO12</li> <li>A/D converter input</li> </ul>                                                                                     |
| 43                | P21             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P21</li> <li>Keyboard scan output (column): KSO13</li> <li>A/D converter input</li> </ul>                                                                                     |
| 15                | P22             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P22</li> <li>Keyboard scan output (column): KSO14</li> <li>A/D converter input</li> </ul>                                                                                     |
| 48                | P23             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P23</li> <li>Keyboard scan output (column): KSO15</li> <li>A/D converter input</li> </ul>                                                                                     |
| 47                | P24             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P24</li> <li>Keyboard scan output (column): KSO16</li> <li>SPI_2: SPI_CLK (master and slave)</li> <li>SPI_1: MISO (master only)</li> <li>Peripheral UART: puart_tx</li> </ul> |

**Table 11: WLCSP Package GPIO Pin Descriptions<sup>a</sup> (Cont.)**

| <b>Pin Number</b> | <b>Pin Name</b> | <b>Default Direction</b> | <b>After POR</b> | <b>Power Domain</b> | <b>Alternate Function Description</b>                                                                                                                                                                                                                                             |
|-------------------|-----------------|--------------------------|------------------|---------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 19                | P25             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P25</li> <li>Keyboard scan output (column): KSO17</li> <li>SPI_2: MISO (master and slave)</li> <li>Peripheral UART: puart_rx</li> </ul>                                                                                              |
| 30                | P26<br>PWM0     | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P26</li> <li>Keyboard scan output (column): KSO18</li> <li>SPI_2: SPI_CS (slave only)</li> <li>SPI_1: MISO (master only)</li> <li>Optical control output: QOC0</li> <li>Current: 16 mA</li> <li>Alternative function: P15</li> </ul> |
| 25                | P27<br>PWM1     | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P27</li> <li>Keyboard scan output (column): KSO19</li> <li>SPI_2: MOSI (master and slave)</li> <li>Optical control output: QOC1</li> <li>Current: 16 mA</li> </ul>                                                                   |
| 49                | P28<br>PWM2     | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P28</li> <li>Optical control output: QOC2</li> <li>A/D converter input</li> <li>LED1</li> <li>Current: 16 mA</li> <li>Alternative function: P13</li> </ul>                                                                           |
| 44                | P29<br>PWM3     | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P29</li> <li>Optical control output: QOC3</li> <li>A/D converter input</li> <li>LED2</li> <li>Current: 16 mA</li> </ul>                                                                                                              |
| 50                | P30             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P30</li> <li>A/D converter input</li> <li>Pairing button pin in default FW</li> <li>Peripheral UART: puart_rts</li> </ul>                                                                                                            |
| 39                | P31             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>GPIO: P31</li> <li>A/D converter input</li> <li>EEPROM WP pin in default FW</li> <li>Peripheral UART: puart_tx</li> </ul>                                                                                                                  |

**Table 11: WLCSP Package GPIO Pin Descriptions<sup>a</sup> (Cont.)**

| <b>Pin Number</b> | <b>Pin Name</b> | <b>Default Direction</b> | <b>After POR</b> | <b>Power Domain</b> | <b>Alternate Function Description</b>                                                                                                                                                                                                                                                                     |
|-------------------|-----------------|--------------------------|------------------|---------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 38                | P32             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>• GPIO: P32</li> <li>• A/D converter input</li> <li>• Quadrature: QDX0</li> <li>• SPI_2: SPI_CS (slave only)</li> <li>• SPI_1: MISO (master only)</li> <li>• Auxiliary clock output: ACLK0</li> <li>• Peripheral UART: puart_tx</li> </ul>                         |
| 46                | P33             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>• GPIO: P33</li> <li>• A/D converter input</li> <li>• Quadrature: QDX1</li> <li>• SPI_2: MOSI (slave only)</li> <li>• Auxiliary clock output: ACLK1</li> <li>• Peripheral UART: puart_rx</li> </ul>                                                                |
| 34                | P34             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>• GPIO: P34</li> <li>• A/D converter input</li> <li>• Quadrature: QDY0</li> <li>• Peripheral UART: puart_rx</li> <li>• External T/R switch control: tx_pd</li> </ul>                                                                                               |
| 29                | P35             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>• GPIO: P35</li> <li>• A/D converter input</li> <li>• Quadrature: QDY1</li> <li>• Peripheral UART: puart_cts</li> </ul>                                                                                                                                            |
| 62                | P36             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>• GPIO: P36</li> <li>• A/D converter input</li> <li>• Quadrature: QDZ0</li> <li>• SPI_2: SPI_CLK (master and slave)</li> <li>• Auxiliary Clock Output: ACLK0</li> <li>• Battery detect pin in default FW</li> <li>• External T/R switch control: ~tx_pd</li> </ul> |
| 64                | P37             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>• GPIO: P37</li> <li>• A/D converter input</li> <li>• Quadrature: QDZ1</li> <li>• SPI_2: MISO (slave only)</li> <li>• Auxiliary clock output: ACLK1</li> <li>• Alternative function: P38, P39</li> </ul>                                                           |

**Table 11: WLCSP Package GPIO Pin Descriptions<sup>a</sup> (Cont.)**

| <b>Pin Number</b> | <b>Pin Name</b> | <b>Default Direction</b> | <b>After POR</b> | <b>Power Domain</b> | <b>Alternate Function Description</b>                                                                                                                                                                                                                                                                                     |
|-------------------|-----------------|--------------------------|------------------|---------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 24                | P38             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>• GPIO: P38</li> <li>• A/D converter input</li> <li>• SPI_2: MOSI (master and slave)</li> <li>• IR_TX</li> <li>• XTALO32K (64-BGA only)</li> <li>• Alternate functions: P37, P39</li> </ul>                                                                                        |
| 51                | P39             | Input                    | Floating         | VDDO                | <ul style="list-style-type: none"> <li>• GPIO: P39</li> <li>• SPI_2: SPI_CS (slave only)</li> <li>• SPI_1: MISO (master only)</li> <li>• Infrared control: IR_RX</li> <li>• External PA ramp control: PA_Ramp</li> <li>• XTALI32K (64-BGA only)</li> <li>• 60Hz_main</li> <li>• Alternative function: P37, P38</li> </ul> |

a. During a power-on reset, all inputs are disabled.

## Section 4: Specifications

### Electrical Characteristics

Table 12 shows the maximum electrical rating for voltages referenced to VDD pin.

**Table 12: Maximum Electrical Rating**

| Rating                                                    | Symbol           | Value                            | Unit |
|-----------------------------------------------------------|------------------|----------------------------------|------|
| DC supply voltage for RF domain                           | –                | 1.4                              | V    |
| DC supply voltage for core domain                         | –                | 1.4                              | V    |
| DC supply voltage for VDDM domain (UART/I <sup>2</sup> C) | –                | 3.8                              | V    |
| DC supply voltage for VDDO domain                         | –                | 3.8                              | V    |
| DC supply voltage for VR3V                                | –                | 3.8                              | V    |
| DC supply voltage for VDDFE                               | –                | 1.4                              | V    |
| Voltage on input or output pin                            | –                | $V_{SS} - 0.3$ to $V_{DD} + 0.3$ | V    |
| Operating ambient temperature range                       | T <sub>opr</sub> | –30 to +85                       | °C   |
| Storage temperature range                                 | T <sub>stg</sub> | –40 to +125                      | °C   |

Table 13 shows the power supply characteristics for the range T<sub>J</sub> = 0 to 125°C.

**Table 13: Power Supply**

| Parameter                                          | Minimum <sup>a</sup> | Typical          | Maximum <sup>a</sup> | Unit |
|----------------------------------------------------|----------------------|------------------|----------------------|------|
| DC supply voltage for RF                           | 1.14                 | 1.2              | 1.26                 | V    |
| DC supply voltage for Core                         | 1.14                 | 1.2              | 1.26                 | V    |
| DC supply voltage for VDDM (UART/I <sup>2</sup> C) | 1.62                 | –                | 3.63                 | V    |
| DC supply voltage for VDDO                         | 1.62                 | –                | 3.63                 | V    |
| DC supply voltage for LDOIN                        | 1.425                | –                | 3.63                 | V    |
| DC supply voltage for VDDFE                        | 1.14                 | 1.2 <sup>b</sup> | 1.26                 | V    |

a. Overall performance degrades beyond minimum and maximum supply voltages.

b. 1.2V for Class 2 output with internal VREG.

Table 14 shows the digital level characteristics for (VSS = 0V).

**Table 14: LDO Regulator Electrical Specifications**

| Parameter              | Conditions           | Min   | Typ      | Max  | Unit |
|------------------------|----------------------|-------|----------|------|------|
| Input voltage range    | –                    | 1.425 | –        | 3.63 | V    |
| Default output voltage | –                    | –     | 1.2      | –    | V    |
| Output voltage         | Range                | 0.8   | –        | 1.4  | V    |
|                        | Step size            | –     | 40 or 80 | –    | mV   |
|                        | Accuracy at any step | –5    | –        | +5   | %    |

**Table 14: LDO Regulator Electrical Specifications**

| Parameter          | Conditions                                                                                  | Min  | Typ | Max | Unit                |
|--------------------|---------------------------------------------------------------------------------------------|------|-----|-----|---------------------|
| Load current       | –                                                                                           | –    | –   | 30  | mA                  |
| Line regulation    | V <sub>in</sub> from 1.425 to 3.63V, I <sub>load</sub> = 30 mA                              | –0.2 | –   | 0.2 | %V <sub>O</sub> /V  |
| Load regulation    | I <sub>load</sub> from 1 $\mu$ A to 30 mA, V <sub>in</sub> = 3.3V, Bonding R = 0.3 $\Omega$ | –    | 0.1 | 0.2 | %V <sub>O</sub> /mA |
| Quiescent current  | No load @V <sub>in</sub> = 3.3V<br>*Current limit enabled                                   | –    | 6   | –   | $\mu$ A             |
| Power-down current | V <sub>in</sub> = 3.3V, worst@70°C                                                          | –    | 5   | 200 | nA                  |

Table 15 shows the specifications for the ADC characteristics.

**Table 15: ADC Specifications**

| Parameter                              | Symbol               | Conditions                                  | Min   | Typ                    | Max    | Unit             |
|----------------------------------------|----------------------|---------------------------------------------|-------|------------------------|--------|------------------|
| Number of Input channels               | –                    | –                                           | –     | 9                      | –      | –                |
| Channel switching rate f <sub>ch</sub> | –                    | –                                           | –     | –                      | 133.33 | kch/s            |
| Input signal range                     | V <sub>inp</sub>     | –                                           | 0     | –                      | 3.63   | V                |
| Reference settling time                | –                    | Changing refsel                             | 7.5   | –                      | –      | $\mu$ s          |
| Input resistance                       | R <sub>inp</sub>     | Effective, single ended                     | –     | 500                    | –      | k $\Omega$       |
| Input capacitance                      | C <sub>inp</sub>     | –                                           | –     | –                      | 5      | pF               |
| Conversion rate                        | f <sub>C</sub>       | –                                           | 5.859 | –                      | 187    | kHz              |
| Conversion time                        | T <sub>C</sub>       | –                                           | 5.35  | –                      | 170.7  | $\mu$ s          |
| Resolution                             | R                    | –                                           | –     | 16                     | –      | bits             |
| Effective number of bits               | –                    | In specified performance range              | –     | See Table 1 on page 13 | –      | –                |
| Absolute voltage measurement error     | –                    | Using on-chip ADC firmware driver           | –     | $\pm 2$                | –      | %                |
| Current                                | I                    | I <sub>avdd1p2</sub> + I <sub>avdd3p3</sub> | –     | –                      | 1      | mA               |
| Power                                  | P                    | –                                           | –     | 1.5                    | –      | mW               |
| Leakage current                        | I <sub>leakage</sub> | T = 25°C                                    | –     | –                      | 100    | nA               |
| Power-up time                          | T <sub>powerup</sub> | –                                           | –     | –                      | 200    | $\mu$ s          |
| Integral nonlinearity <sup>3</sup>     | INL                  | In guaranteed performance range             | –1    | –                      | 1      | LSB <sup>a</sup> |
| Differential nonlinearity <sup>a</sup> | DNL                  | In guaranteed performance range             | –1    | –                      | 1      | LSB <sup>a</sup> |

a. LSBs are expressed at the 10-bit level.

Table 16 shows the specifications for the digital voltage levels.

**Table 16: Digital Levels<sup>a</sup>**

| <b>Characteristics</b>            | <b>Symbol</b> | <b>Min</b>            | <b>Typ</b> | <b>Max</b> | <b>Unit</b> |
|-----------------------------------|---------------|-----------------------|------------|------------|-------------|
| Input low voltage                 | $V_{IL}$      | –                     | –          | 0.4        | V           |
| Input high voltage                | $V_{IH}$      | $0.75 \times V_{DDO}$ | –          | –          | V           |
| Input low voltage (VDDO = 1.62V)  | $V_{IL}$      | –                     | –          | 0.4        | V           |
| Input high voltage (VDDO = 1.62V) | $V_{IH}$      | 1.2                   | –          | –          | V           |
| Output low voltage <sup>b</sup>   | $V_{OL}$      | –                     | –          | 0.4        | V           |
| Output high voltage <sup>b</sup>  | $V_{OH}$      | $V_{DDO} - 0.4$       | –          | –          | V           |
| Input capacitance (VDDMEM domain) | $C_{IN}$      | –                     | 0.12       | –          | pF          |

a. This table is also applicable to VDDMEM domain.

b. At the specified drive current for the pad.

Table 17 shows the specifications for current consumption.

**Table 17: Current Consumption<sup>a</sup>**

| <b>Operational Mode</b> | <b>Conditions</b>                                     | <b>Typ</b> | <b>Max</b> | <b>Unit</b> |
|-------------------------|-------------------------------------------------------|------------|------------|-------------|
| Receive                 | Receiver and baseband are both operating, 100% ON.    | 9.8        | 10.0       | mA          |
| Transmit                | Transmitter and baseband are both operating, 100% ON. | 9.1        | 9.3        | mA          |
| Sleep                   | Internal LPO is in use.                               | 12.0       | 13.0       | $\mu$ A     |
|                         | –                                                     | 0.65       | –          |             |

a. Currents measured between power terminals (Vdd) using 90% efficient DC-DC converter at 3V.

## RF Specifications

**Table 18: Receiver RF Specifications**

| <b>Parameter</b>                                           | <b>Mode and Conditions</b>          | <b>Min.</b> | <b>Typ.</b> | <b>Max.</b> | <b>Unit</b> |
|------------------------------------------------------------|-------------------------------------|-------------|-------------|-------------|-------------|
| <b>Receiver Section<sup>a</sup></b>                        |                                     |             |             |             |             |
| Frequency range                                            | –                                   | 2402        | –           | 2480        | MHz         |
| RX sensitivity (standard)                                  | 0.1% BER, 1 Mbps, dirty transmitter | –           | –93         | –           | dBm         |
| RX sensitivity (low current)                               | OFF                                 | –           | –90         | –           | dBm         |
| Input IP3                                                  | –                                   | –16         | –           | –           | dBm         |
| Maximum input                                              | –                                   | –10         | –           | –           | dBm         |
| <b>Interference Performance<sup>a,b</sup></b>              |                                     |             |             |             |             |
| C/I cochannel                                              | 0.1%BER                             | –           | –           | 21          | dB          |
| C/I 1 MHz adjacent channel                                 | 0.1%BER                             | –           | –           | 15          | dB          |
| C/I 2 MHz adjacent channel                                 | 0.1%BER                             | –           | –           | –17         | dB          |
| C/I ≥ 3 MHz adjacent channel                               | 0.1%BER                             | –           | –           | –27         | dB          |
| C/I image channel                                          | 0.1%BER                             | –           | –           | –9.0        | dB          |
| C/I 1 MHz adjacent to image channel                        | 0.1%BER                             | –           | –           | –15         | dB          |
| <b>Out-of-Band Blocking Performance (CW)<sup>a,b</sup></b> |                                     |             |             |             |             |
| 30 MHz to 2000 MHz                                         | 0.1%BER <sup>c</sup>                | –           | –30.0       | –           | dBm         |
| 2003 MHz to 2399 MHz                                       | 0.1%BER <sup>d</sup>                | –           | –35         | –           | dBm         |
| 2484 MHz to 2997 MHz                                       | 0.1%BER <sup>d</sup>                | –           | –35         | –           | dBm         |
| 3000 MHz to 12.75 GHz                                      | 0.1%BER <sup>e</sup>                | –           | –30.0       | –           | dBm         |
| <b>Spurious Emissions</b>                                  |                                     |             |             |             |             |
| 30 MHz to 1 GHz                                            | –                                   | –           | –           | –57.0       | dBm         |
| 1 GHz to 12.75 GHz                                         | –                                   | –           | –           | –55.0       | dBm         |

a. 30.8% PER.

b. Desired signal is 3 dB above the reference sensitivity level (defined as –70 dBm).

c. Measurement resolution is 10 MHz.

d. Measurement resolution is 3 MHz.

e. Measurement resolution is 25 MHz.

**Table 19: Transmitter RF Specifications**

| <b>Parameter</b>              | <b>Minimum</b> | <b>Typical</b> | <b>Maximum</b> | <b>Unit</b> |
|-------------------------------|----------------|----------------|----------------|-------------|
| <b>Transmitter Section</b>    |                |                |                |             |
| Frequency range               | 2402           | –              | 2480           | MHz         |
| Output power adjustment range | –20            | –              | 4              | dBm         |
| Default output power          | –              | 4.0            | –              | dBm         |
| Output power variation        | –              | 2.0            | –              | dB          |

**Table 19: Transmitter RF Specifications (Cont.)**

| <b>Parameter</b>                                            | <b>Minimum</b> | <b>Typical</b> | <b>Maximum</b> | <b>Unit</b>    |
|-------------------------------------------------------------|----------------|----------------|----------------|----------------|
| <b>Adjacent Channel Power</b>                               |                |                |                |                |
| $ M - N  = 2$                                               | –              | –              | –20            | dBm            |
| $ M - N  \geq 3$                                            | –              | –              | –30            | dBm            |
| <b>Out-of-Band Spurious Emission</b>                        |                |                |                |                |
| 30 MHz to 1 GHz                                             | –              | –              | –36.0          | dBm            |
| 1 GHz to 12.75 GHz                                          | –              | –              | –30.0          | dBm            |
| 1.8 GHz to 1.9 GHz                                          | –              | –              | –47.0          | dBm            |
| 5.15 GHz to 5.3 GHz                                         | –              | –              | –47.0          | dBm            |
| <b>LO Performance</b>                                       |                |                |                |                |
| Initial carrier frequency tolerance                         | –              | –              | ±150           | kHz            |
| <b>Frequency Drift</b>                                      |                |                |                |                |
| Frequency drift                                             | –              | –              | ±50            | kHz            |
| Drift rate                                                  | –              | –              | 20             | kHz/50 $\mu$ s |
| <b>Frequency Deviation</b>                                  |                |                |                |                |
| Average deviation in payload<br>(sequence used is 00001111) | 225            | –              | 275            | kHz            |
| Maximum deviation in payload<br>(sequence used is 10101010) | 185            | –              | –              | kHz            |
| Channel spacing                                             | –              | 2              | –              | MHz            |

# Timing and AC Characteristics


In this section, use the numbers listed in the **Reference** column of each table to interpret the following timing diagrams.

## UART Timing

Table 20: UART Timing Specifications

| Reference | Characteristics                                         | Min | Max | Unit            |
|-----------|---------------------------------------------------------|-----|-----|-----------------|
| 1         | Delay time, UART_CTS_N low to UART_TXD valid            | –   | 24  | Baud out cycles |
| 2         | Setup time, UART_CTS_N high before midpoint of stop bit | –   | 10  | ns              |
| 3         | Delay time, midpoint of stop bit to UART_RTS_N high     | –   | 2   | Baud out cycles |

Figure 11: UART Timing



## SPI Timing

The SPI interface supports clock speeds up to 12 MHz with  $VDDIO \geq 2.2V$ . The supported clock speed is 6 MHz when  $2.2V > VDDIO \geq 1.62V$ .

Figure 12 and Figure 13 show the timing requirements when operating in SPI Mode 0 and 2, and SPI Mode 1 and 3, respectively.

**Table 21: SPI Interface Timing Specifications**

| Reference | Characteristics                             | Min               | Typ               | Max      |
|-----------|---------------------------------------------|-------------------|-------------------|----------|
| 1         | Time from CSN asserted to first clock edge  | 1 SCK             | 100               | $\infty$ |
| 2         | Master setup time                           | –                 | $\frac{1}{2}$ SCK | –        |
| 3         | Master hold time                            | $\frac{1}{2}$ SCK | –                 | –        |
| 4         | Slave setup time                            | –                 | $\frac{1}{2}$ SCK | –        |
| 5         | Slave hold time                             | $\frac{1}{2}$ SCK | –                 | –        |
| 6         | Time from last clock edge to CSN deasserted | 1 SCK             | 10 SCK            | 100      |

**Figure 12: SPI Timing – Mode 0 and 2**





Figure 13: SPI Timing – Mode 1 and 3



## BSC Interface Timing


**Table 22: BSC Interface Timing Specifications**

| Reference | Characteristics                   | Min | Max                       | Unit |
|-----------|-----------------------------------|-----|---------------------------|------|
| 1         | Clock frequency                   | –   | 100<br>400<br>800<br>1000 | kHz  |
| 2         | START condition setup time        | 650 | –                         | ns   |
| 3         | START condition hold time         | 280 | –                         | ns   |
| 4         | Clock low time                    | 650 | –                         | ns   |
| 5         | Clock high time                   | 280 | –                         | ns   |
| 6         | Data input hold time <sup>a</sup> | 0   | –                         | ns   |
| 7         | Data input setup time             | 100 | –                         | ns   |
| 8         | STOP condition setup time         | 280 | –                         | ns   |
| 9         | Output valid from clock           | –   | 400                       | ns   |
| 10        | Bus free time <sup>b</sup>        | 650 | –                         | ns   |

a. As a transmitter, 300 ns of delay is provided to bridge the undefined region of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

b. Time that the cbus must be free before a new transaction can start.

**Figure 14: BSC Interface Timing Diagram**



---

## ESD Test Models

ESD can have serious detrimental effects on all semiconductor ICs and the system that contains them. Standards are developed to enhance the quality and reliability of ICs by ensuring all devices employed have undergone proper ESD design and testing, thereby minimizing the detrimental effects of ESD. Three major test methods are widely used in the industry today to describe uniform methods for assessing ESD immunity at Component level, Human Body Model (HBM), Machine Model (MM), and Charged Device Model (CDM). The following standards were used to test this device:

### Human-Body Model (HBM) – ANSI/ESDA/JEDEC JS-001-2012

The HBM has been developed to simulate the action of a human body discharging an accumulated static charge through a device to ground, and employs a series RC network consisting of a 100 pF capacitor and a 1500Ω (Ohm) resistor. Both positive and negative polarities are used for this test. Although, a 100 ms delay is allowable per specification, the minimum delay used for testing was set to 300 ms between each pulse.

### Machine Model (MM) – JEDEC JESD22-A115C

The MM has been developed to simulate the rapid discharge from a charged conductive object, such as a metallic tool or fixture. The most common application would be rapid discharge from charged board assembly or the charged cables of automated testers. This model consists of a 200 pF capacitor discharged directly into a component with no series resistor (0Ω). One positive and one negative polarity pulses are applied. The minimum delay between pulses is 500 ms.

### Charged-Device Model (CDM) - JEDEC JESD22-C101E

CDM simulates charging/discharging events that occur in production equipment and processes. The potential for a CDM ESD events occurs when there is metal-to-metal contact in manufacturing. CDM addresses the possibility that a charge may reside on the lead frame or package (e.g., from shipping) and discharge through a pin that subsequently is grounded, causing damage to sensitive devices in the path. Discharge current is limited only by the parasitic impedance and capacitance of the device. CDM testing consists of charging package to a specified voltage, then discharging the voltage through relevant package leads. One positive and one negative polarity pulse is applied. The minimum delay between pulses is 200 ms.

## Results Summary


ESD Test Voltage Level Results:

- HBM +/- 2KV PASS
- CDM +/- 500V PASS
- MM +/- 150V PASS


Section 5: Mechanical Information

QFN


Figure 15: 32-pin QFN




**Figure 16: 80-pin WLCSP**




TOP VIEW



SIDE VIEW




BOTTOM (BUMP) VIEW  
(80 BUMPS)



DETAIL "A"

| DIMENSIONAL REFERENCES (mm) |            |       |       |
|-----------------------------|------------|-------|-------|
| REF.                        | MIN        | NOM   | MAX   |
| A                           | —          | —     | 0.420 |
| A1                          | 0.075      | 0.090 | 0.105 |
| D                           | 2.125      | 2.165 | 2.205 |
| D1                          | 1.822 BSC. |       |       |
| E                           | 2.144      | 2.184 | 2.224 |
| E1                          | 1.804 BSC. |       |       |
| b                           | 0.100      | 0.115 | 0.130 |
| aaa                         | —          | —     | 0.10  |
| bbb                         | —          | —     | 0.10  |
| ccc                         | —          | —     | 0.03  |
| ddd                         | —          | —     | 0.15  |
| eee                         | —          | —     | 0.05  |

Filename: MOD02001 Rev:001




### DETAIL "B"

- 6 PRIMARY DATUM Z AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 5 DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM Z.
4. MINIMUM BUMP PITCH IS 0.200MM
3. REFER TO BROADCOM APPLICATION NOTE "WAFER-SCALE CHIP-SIZED PACKAGE (WCSGP) OVERVIEW AND ASSEMBLY GUIDELINES FOR DESIGN, IMPLEMENTATION, AND MANUFACTURING RECOMMENDATIONS AND GUIDELINES.
2. BUMP POSITION DESIGNATION PER JE5D 95-1, SPP-010
1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M-1994.
- NOTES: UNLESS OTHERWISE SPECIFIED

NOTES: UNLESS OTHERWISE SPECIFIED

Figure 17: WLCSP Keep-Out Areas for PCB Layout (Top View, Bumps Facing Down)




## Tape Reel and Packaging Specifications

**Table 23: BCM20736 5 × 5 × 1 mm QFN, 32-Pin Tape Reel Specifications**

| Parameter         | Value       |
|-------------------|-------------|
| Quantity per reel | 2500 pieces |
| Reel diameter     | 13 inches   |
| Hub diameter      | 7 inches    |
| Tape width        | 12 mm       |
| Tape pitch        | 8 mm        |

The top left corner of the BCM20736 package is situated near the sprocket holes, as shown in [Figure 18](#).

**Figure 18: Pin 1 Orientation**



## WLCSP

[Table 24](#) provides WLCSP package information.

**Table 24: WLCSP Package Information**

| Parameter                                   | Value                          |
|---------------------------------------------|--------------------------------|
| Wafer process                               | 65 nm                          |
| Chip size without seal ring and scribe line | 2104 μm × 2085 μm              |
| Chip size with seal ring and scribe line    | 2224 μm × 2205 μm (S+S 120 μm) |
| Module die size                             | 2184 μm × 2165 μm              |
| UBM size                                    | 88 μm                          |
| Bump height                                 | 90 μm                          |
| Bump diameter                               | 115 μm                         |
| Bump pitch                                  | 200 μm (minimum)               |

## Section 6: Ordering Information

*Table 25: Ordering Information*

| <b>Part Number</b> | <b>Package</b> | <b>Ambient Operating Temperature</b> |
|--------------------|----------------|--------------------------------------|
| BCM20736A1KML2G    | 32-pin QFN     | –30°C to +85°C                       |
| BCM20736A1KWBGT    | 80-pin WLCSP   | –30°C to +85°C                       |

# Appendix A: Acronyms and Abbreviations

The following list of acronyms and abbreviations may appear in this document.

| <b>Term</b> | <b>Description</b>                                                               |
|-------------|----------------------------------------------------------------------------------|
| ADC         | analog-to-digital converter                                                      |
| AFH         | adaptive frequency hopping                                                       |
| AHB         | advanced high-performance bus                                                    |
| APB         | advanced peripheral bus                                                          |
| APU         | audio processing unit                                                            |
| ARM7TDMI-S  | Acorn RISC Machine 7 Thumb instruction, Debugger, Multiplier, Ice, Synthesizable |
| BSC         | Broadcom Serial Control                                                          |
| BTC         | Bluetooth controller                                                             |
| COEX        | coexistence                                                                      |
| DFU         | device firmware update                                                           |
| DMA         | direct memory access                                                             |
| EBI         | external bus interface                                                           |
| HCI         | Host Control Interface                                                           |
| HV          | high voltage                                                                     |
| IDC         | initial digital calibration                                                      |
| IF          | intermediate frequency                                                           |
| IRQ         | interrupt request                                                                |
| JTAG        | Joint Test Action Group                                                          |
| LCU         | link control unit                                                                |
| LDO         | low drop-out                                                                     |
| LHL         | lean high land                                                                   |
| LPO         | low power oscillator                                                             |
| LV          | LogicVision                                                                      |
| MIA         | multiple interface agent                                                         |
| PCM         | pulse code modulation                                                            |
| PLL         | phase locked loop                                                                |
| PMU         | power management unit                                                            |
| POR         | power-on reset                                                                   |
| PWM         | pulse width modulation                                                           |
| QD          | quadrature decoder                                                               |
| RAM         | random access memory                                                             |
| RF          | radio frequency                                                                  |
| ROM         | read-only memory                                                                 |
| RX/TX       | receive, transmit                                                                |
| SPI         | serial peripheral interface                                                      |
| SW          | software                                                                         |
| UART        | universal asynchronous receiver/transmitter                                      |
| UPI         | μ-processor interface                                                            |
| WD          | watchdog                                                                         |

Broadcom® Corporation reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design.

Information furnished by Broadcom Corporation is believed to be accurate and reliable. However, Broadcom Corporation does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

**Broadcom Corporation**

5300 California Avenue

Irvine, CA 92617

© 2016 by BROADCOM CORPORATION. All rights reserved.

20736-DS106-R

February 16, 2016



Phone: 949-926-5000

Fax: 949-926-5203

E-mail: [info@broadcom.com](mailto:info@broadcom.com)

Web: [www.broadcom.com](http://www.broadcom.com)