

# 8Gb DDR4 SDRAM

*Lead-Free&Halogen-Free*

*(RoHS Compliant)*

**H5AN8G4NAFR-xxC**

**H5AN8G8NAFR-xxC**

**H5AN8G6NAFR-xxC**

\* SK hynix reserves the right to change products or specifications without notice.

## Revision History

Revision No.	History	Draft Date	Remark
0.01	Initial Release	Oct. 2015	Preliminary
0.1	Updated JEDEC Specification Changed Ordering Frequency Changed Speed Bin : 2666Mbps CL19(VK)	Dec.2015	
1.0	Updated 2133Mbps (tCK(min) : 0.938ns->0.937ns) Updated IDD Specification	Apr.2016	
1.1	Updated IDD Specification (2133/2666Mbps)	Jun.2016	
1.2	Collected typo	Jun.2017	

## Description

The H5AN8G4NAFR-xxC, H5AN8G8NAFR-xxC and H5AN8G6NAFR-xxC are a 8Gb CMOS Double Data Rate IV (DDR4) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth. SK hynix 8Gb DDR4 SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 8-bit prefetched to achieve very high bandwidth.

## Device Features and Ordering Information

### FEATURES

- VDD=VDDQ=1.2V +/- 0.06V
- Fully differential clock inputs (CK,  $\overline{CK}$ ) operation
- Differential Data Strobe (DQS,  $\overline{DQS}$ )
- On chip DLL align DQ, DQS and  $\overline{DQS}$  transition with CK transition
- DM masks write data-in at the both rising and falling edges of the data strobe
- All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock
- Programmable CAS latency 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 and 20 supported
- Programmable additive latency 0, CL-1, and CL-2 supported (x4/x8 only)
- Programmable CAS Write latency (CWL) = 9, 10, 11, 12, 14, 16, 18
- Programmable burst length 4/8 with both nibble sequential and interleave mode
- BL switch on the fly
- 16banks
- Average Refresh Cycle (Tcase of 0 °C ~ 95 °C)
  - 7.8  $\mu$ s at 0 °C ~ 85 °C
  - 3.9  $\mu$ s at 85 °C ~ 95 °C
- JEDEC standard 78ball FBGA(x4/x8), 96ball FBGA(x16)
- Driver strength selected by MRS
- Dynamic On Die Termination supported
- Two Termination States such as RTT\_PARK and RTT\_NOM switchable by ODT pin
- Asynchronous RESET pin supported
- ZQ calibration supported
- TDQS (Termination Data Strobe) supported (x8 only)
- Write Levelization supported
- 8 bit pre-fetch
- This product in compliance with the RoHS directive.
- Internal Vref DQ level generation is available
- Write CRC is supported at all speed grades
- Maximum Power Saving Mode is supported
- TCAR(Temperature Controlled Auto Refresh) mode is supported
- LP ASR(Low Power Auto Self Refresh) mode is supported
- Fine Granularity Refresh is supported
- Per DRAM Addressability is supported
- Geardown Mode(1/2 rate, 1/4 rate) is supported
- Programable Preamble for read and write is supported
- Self Refresh Abort is supported
- CA parity (Command/Address Parity) mode is supported
- Bank Grouping is applied, and CAS to CAS latency (tCCL\_L, tCCD\_S) for the banks in the same or different bank group accesses are available
- DBI(Data Bus Inversion) is supported(x8)

## ORDERING INFORMATION

Part No.	Configuration	Package
H5AN8G4NAFR-*xxC	2G x 4	78ball FBGA
H5AN8G8NAFR-*xxC	1G x 8	
H5AN8G6NAFR-*xxC	512M x 16	96ball FBGA

\* xx means Speed Bin Grade

## OPERATING FREQUENCY

MT/s	Grade	tCK (ns)	CAS Latency (tCK)	tRCD (ns)	tRP (ns)	tRAS (ns)	tRC (ns)	CL-tRCD-tRP
<b>DDR4-1600</b>	-PB	1.25	11	13.75 (13.50)*	13.75 (13.50)*	35	48.75 (48.50)*	11-11-11
<b>DDR4-1866</b>	-RD	1.071	13	13.92 (13.50)*	13.92 (13.50)*	34	47.92 (47.50)*	13-13-13
<b>DDR4-2133</b>	-TF	0.937	15	14.06 (13.50)*	14.06 (13.50)*	33	47.06 (46.50)*	15-15-15
<b>DDR4-2400</b>	-UH	0.833	17	14.16 (13.75)*	14.16 (13.75)*	32	46.16 (45.75)*	17-17-17
<b>DDR4-2666</b>	-VK	0.75	19	14.25 (13.75)*	14.25 (13.75)*	32	46.25 (45.75)*	19-19-19

\*SK hynix DRAM devices support optional downbinning to CL17, CL15, CL13 and CL11. SPD setting is programmed to match.

## Package Ballout/Mechanical Dimension

### x4 Package Ball out (Top view): 78ball FBGA Package

	1	2	3	4	5	6	7	8	9	
A	VDD	VSSQ	NC							A
B	VPP	VDDQ	DQS_c							B
C	VDDQ	DQ0	DQS_t							C
D	VSSQ	NC	DQ2							D
E	VSS	VDDQ	NC							E
F	VDD	NC	ODT							F
G	VSS	NC	CKE							G
H	VDD	WE_n A14	ACT_n							H
J	VREFCA	BG0	A10 AP							J
K	VSS	BA0	A4							K
L	RESET_n	A6	A0							L
M	VDD	A8	A2							M
N	VSS	A11	PAR							N
	1	2	3	4	5	6	7	8	9	

### x8 Package Ball out (Top view): 78ball FBGA Package

	1	2	3	4	5	6	7	8	9	
A	VDD	VSSQ	TDQS_c				DM_n/DBI_n TDQS_t	VSSQ	VSS	A
B	VPP	VDDQ	DQS_c				DQ1	VDDQ	ZQ	B
C	VDDQ	DQ0	DQS_t				VDD	VSS	VDDQ	C
D	VSSQ	DQ4	DQ2				DQ3	DQ5	VSSQ	D
E	VSS	VDDQ	DQ6				DQ7	VDDQ	VSS	E
F	VDD	NC	ODT				CK_t	CK_c	VDD	F
G	VSS	NC	CKE				CS_n	NC	TEN	G
H	VDD	WE_n A14	ACT_n				CAS_n A15	RAS_n A16	VSS	H
J	VREFCA	BG0	A10 AP				A12 BC_n	BG1	VDD	J
K	VSS	BA0	A4				A3	BA1	VSS	K
L	RESET_n	A6	A0				A1	A5	ALERT_n	L
M	VDD	A8	A2				A9	A7	VPP	M
N	VSS	A11	PAR				NC	A13	VDD	N
	1	2	3	4	5	6	7	8	9	

### x16 Package Ball out (Top view): 96ball FBGA Package

	1	2	3	4	5	6	7	8	9	
A	VDDQ	VSSQ	DQU0				DQSU_c	VSSQ	VDDQ	A
B	VPP	VSS	VDD				DQSU_t	DQU1	VDD	B
C	VDDQ	DQU4	DQU2				DQU3	DQU5	VSSQ	C
D	VDD	VSSQ	DQU6				DQU7	VSSQ	VDDQ	D
E	VSS	DMU_n/ DBIU_n	VSSQ				DML_n/ DBIL_n	VSSQ	VSS	E
F	VSSQ	VDDQ	DQL_c				DQL1	VDDQ	ZQ	F
G	VDDQ	DQL0	DQL_t				VDD	VSS	VDDQ	G
H	VSSQ	DQL4	DQL2				DQL3	DQL5	VSSQ	H
J	VDD	VDDQ	DQL6				DQL7	VDDQ	VDD	J
K	VSS	CKE	ODT				CK_t	CK_c	VSS	K
L	VDD	WE_n A14	ACT_n				CS_n	RAS_n A16	VDD	L
M	VREFCA	BG0	A10/AP				A12 BC_n	CAS_n A15	VSS	M
N	VSS	BA0	A4				A3	BA1	TEN	N
P	RESET_n	A6	A0				A1	A5	ALERT_n	P
R	VDD	A8	A2				A9	A7	VPP	R
T	VSS	A11	PAR				NC	A13	VDD	T
	1	2	3	4	5	6	7	8	9	

## Pin Functional Description

Symbol	Type	Function
CK_t, CK_c	Input	Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.
CKE, (CKE1)	Input	Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is asynchronous for Self-Refresh exit. After VREFCA and VREFDQ have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, CK_c, ODT and CKE, are disabled during power-down. Input buffers, excluding CKE, are disabled during Self-Refresh.
CS_n, (CS1_n)	Input	Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection on systems with multiple Ranks. CS_n is considered part of the command code.
C0,C1,C2	Input	Chip ID: Chip ID is only used for 3DS for 2,4,8high stack via TSV to select each slice of stacked component. Chip ID is considered part of the command code.
ODT, (ODT1)	Input	On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT is only applied to each DQ, DQS_t, DQS_c and DM_n/DBI_n/TDQS_t,NU/TDQS_c (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x8 configurations. For x16 configuration ODT is applied to each DQ, DQSU_c, DQSU_t, DQSL_t, DQSL_c, DMU_n, and DML_n signal. The ODT pin will be ignored if MR1 is programmed to disable RTT_NOM.
ACT_n	Input	Activation Command Input: ACT_n defines the Activation command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15 and WE_n/A14 will be considered as Row Address A16, A15 and A14.
RAS_n/A16, CAS_n/A15, WE_n/A14	Input	Command Inputs RAS_n/A16, CAS_n/A15 and WE_n/A14 (along with CS_n) define the command being entered. Those pins have multi function. For example, for activation with ACT_n Low, those are Addressing like A16,A15 and A14 but for non-activation command with ACT_n High, those are Command pins for Read, Write and other command defined in command truth table.
DM_n/DBI_n/ TDQS_t, (DMU_n/DBI- U_n), (DML_n/ DBIL_n)	Input/ Output	Input Data Mask and Data Bus Inversion: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a Write access. DM_n is sampled on both edges of DQS. DM is muxed with DBI function by Mode Register A10,A11,A12 setting in MR5. For x8 device, the function of DM or TDQS is enabled by Mode Register A11 setting in MR1. DBI_n is an input/output identifying whether to store/output the true or inverted data. If DBI_n is LOW, the data will be stored/output after inversion inside the DDR4 SDRAM and not inverted if DBI_n is HIGH. TDQS is only supported in x8.
BG0 - BG1	Input	Bank Group Inputs: BG0 - BG1 define to which bank group an Active, Read, Write or Pre-charge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle. x4/8 have BG0 and BG1 but x16 has only BG0.
BA0 - BA1	Input	Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write or Pre-charge command is being applied. Bank address also determines if the mode register or extended mode register is to be accessed during a MRS cycle.

Symbol	Type	Function
A0 - A17	Input	Address Inputs: Provided the row address for ACTIVATE Commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. (A10/AP, A12/BC_n, RAS_n/A16, CAS_n/A15 and WE_n/A14 have additional functions, see other rows. The address inputs also provide the op-code during Mode Register Set commands. A17 is only defined for the x4 configuration.
A10 / AP	Input	Auto-precharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. (HIGH: Autoprecharge; LOW: no Autoprecharge). A10 is sampled during a Pre-charge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.
A12 / BC_n	Input	Burst Chop: A12 / BC_n is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. (HIGH, no burst chop; LOW: burst chopped). See command truth table for details.
RESET_n	Input	Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is a CMOS rail to rail signal with DC high and low at 80% and 20% of V <sub>DD</sub> .
DQ	Input/ Output	Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst. Any DQ from DQ0~DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. During this mode, RTT value should be set to Hi-Z. Refer to vendor specific datasheets to determine which DQ is used.
DQS_t, DQS_c, DQSU_t, DQSU_c, DQL_t, DQL_c	Input/ Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For x16, DQL corresponds to the data on DQL0-DQL7; DQLU corresponds to the data on DQLU0-DQLU7. The data strobe DQS_t, DQL_t, and DQLU_t are paired with differential signals DQS_c, DQL_c, and DQLU_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.
TDQS_t, TDQS_c	Output	Termination Data Strobe: TDQS_t/TDQS_c is applicable for x8 DRAMs only. When enabled via Mode Register A11 = 1 in MR1, the DRAM will enable the same termination resistance function on TDQS_t/TDQS_c that is applied to DQS_t/DQS_c. When disabled via mode register A11 = 0 in MR1, DM/DBI/TDQS will provide the data mask function or Data Bus Inversion depending on MR5; A11, 12, 10 and TDQS_c is not used. x4/x16 DRAMs must disable the TDQS function via mode register A11 = 0 in MR1.
PAR	Input	Command and Address Parity Input : DDR4 Supports Even Parity check in DRAM with MR setting. Once it's enabled via Register in MR5, then DRAM calculates Parity with ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG0-BG1, BA0-BA1, A17-A,0 and C0-C2(3DS devices). Input parity should maintain at the rising edge of the clock and at the same time with command & address with CS_n LOW.
ALERT_n	Output	Alert: It has multi functions such as CRC error flag, Command and Address Parity error flag as Output signal. If there is error in CRC, then Alert_n goes LOW for the period time interval and goes back HIGH. If there is error in Command Address Parity Check, then Alert_n goes LOW for relatively long period until on going DRAM internal recovery transaction to complete. During Connectivity Test mode, this pin works as input. Using this signal or not is dependent on system. In case of not connected as Signal, ALERT_n Pin must be bounded to VDD on board.

Symbol	Type	Function
TEN	Input	Connectivity Test Mode Enable: Required on x16 devices and optional input on x4/x8 with densities equal to or greater than 8Gb. HIGH in this pin will enable Connectivity Test Mode operation along with other pins. It is a CMOS rail to rail signal with AC high and low at 80% and 20% of VDD. Using this signal or not is dependent on System. This pin may be DRAM internally pulled low through a weak pull-down resistor to VSS.
NC		No Connect: No internal electrical connection is present.
V <sub>DDQ</sub>	Supply	DQ Power Supply: 1.2 V +/- 0.06 V
V <sub>SSQ</sub>	Supply	DQ Ground
V <sub>DD</sub>	Supply	Power Supply: 1.2 V +/- 0.06 V
V <sub>SS</sub>	Supply	Ground
V <sub>pp</sub>	Supply	DRAM Activation Power Supply: 2.5V (2.375V min , 2.75 max)
V <sub>REFCA</sub>	Supply	Reference voltage for CA
ZQ	Supply	Reference Pin for ZQ calibration

**Note:**

Input only pins (BG0-BG-1, BA0-BA1, A0-A17, ACT\_n, RAS\_n/A16, CAS\_n/A15, WE\_n/A14, CS\_n, CKE, ODT, and RESET\_n) do not supply termination.

## ROW AND COLUMN ADDRESS TABLE

**8Gb**

Configuration		2Gb x 4	1Gb x 8	512Mb x 16
Bank Address	# of Bank Groups	4	4	2
	BG Address	BG0~BG1	BG0~BG1	BG0
	Bank Address in a BG	BA0~BA1	BA0~BA1	BA0~BA1
Row Address		A0~A16	A0~A15	A0~A15
Column Address		A0~ A9	A0~ A9	A0~ A9
Page size		512B	1 KB	2KB

## Absolute Maximum Ratings

### Absolute Maximum DC Ratings

#### Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	NOTE
VDD	Voltage on VDD pin relative to Vss	-0.3 ~ 1.5	V	1,3
VDDQ	Voltage on VDDQ pin relative to Vss	-0.3 ~ 1.5	V	1,3
VPP	Voltage on VPP pin relative to Vss	-0.3 ~ 3.0	V	4
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin except VREFCA relative to Vss	-0.3 ~ 1.5	V	1,3,5
T <sub>STG</sub>	Storage Temperature	-55 to +100	°C	1,2

**NOTE :**

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability
2. Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
3. VDD and VDDQ must be within 300 mV of each other at all times; and VREFCA must be not greater than 0.6 x VDDQ. When VDD and VDDQ are less than 500 mV; VREFCA may be equal to or less than 300 mV
4. VPP must be equal or greater than VDD/VDDQ at all times
5. Overshoot area above 1.5V is specified in DDR4 Device Operation.

### DRAM Component Operating Temperature Range

#### Temperature Range

Symbol	Parameter	Rating	Units	Notes
T <sub>OPER</sub>	Normal Operating Temperature Range	0 to 85	°C	1,2
	Extended Temperature Range	85 to 95	°C	1,3

**Notes:**

1. Operating Temperature T<sub>OPER</sub> is the case surface temperature on the center / top side of the DRAM. For measurement conditions, please refer to the JEDEC document JESD51-2.
2. The Normal Temperature Range specifies the temperatures where all DRAM specifications will be supported. During operation, the DRAM case temperature must be maintained between 0 - 85°C under all operating conditions.
3. Some applications require operation of the DRAM in the Extended Temperature Range between 85°C and 95°C case temperature. Full specifications are guaranteed in this range, but the following additional conditions apply:
  - a. Refresh commands must be doubled in frequency, therefore reducing the Refresh interval tREFI to 3.9 µs. It is also possible to specify a component with 1X refresh (tREFI to 7.8µs) in the Extended Temperature Range. Please refer to the DIMM SPD for option availability
  - b. If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to either use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0b and MR2 A7 = 1b) or enable the optional Auto Self-Refresh mode (MR2 A6 = 1b and MR2 A7 = 0b).

## AC & DC Operating Conditions

### Recommended DC Operating Conditions

**Recommended DC Operating Conditions**

Symbol	Parameter	Rating			Unit	NOTE
		Min.	Typ.	Max.		
VDD	Supply Voltage	1.14	1.2	1.26	V	1,2,3
VDDQ	Supply Voltage for Output	1.14	1.2	1.26	V	1,2,3
VPP	Supply Voltage for DRAM Activating	2.375	2.5	2.75	V	3

**NOTE:**

1. Under all conditions VDDQ must be less than or equal to VDD.
2. VDDQ tracks with VDD. AC parameters are measured with VDD and VDDQ tied together.
3. DC bandwidth is limited to 20MHz.

## IDD and IDDQ Specification Parameters and Test Conditions

### IDD, IPP and IDDQ Measurement Conditions


In this chapter, IDD, IPP and IDDQ measurement conditions such as test load and patterns are defined. Figure shows the setup and test load for IDD, IPP and IDDQ measurements.

- IDD currents (such as IDD0, IDD0A, IDD1, IDD1A, IDD2N, IDD2NA, IDD2NL, IDD2NT, IDD2P, IDD2Q, IDD3N, IDD3NA, IDD3P, IDD4R, IDD4RA, IDD4W, IDD4WA, IDD5B, IDD5F2, IDD5F4, IDD6N, IDD6E, IDD6R, IDD6A, IDD7 and IDD8) are measured as time-averaged currents with all VDD balls of the DDR4 SDRAM under test tied together. Any IPP or IDDQ current is not included in IDD currents.
- IPP currents have the same definition as IDD except that the current on the VPP supply is measured.
- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR4 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.

Attention: IDDQ values cannot be directly used to calculate IO power of the DDR4 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in Figure 2. In DRAM module application, IDDQ cannot be measured separately since VDD and VDDQ are using one merged-power layer in Module PCB.

For IDD, IPP and IDDQ measurements, the following definitions apply:

- "0" and "LOW" is defined as  $VIN \leq VILAC(\max)$ .
- "1" and "HIGH" is defined as  $VIN \geq VIHAC(\min)$ .
- "MID-LEVEL" is defined as inputs are  $VREF = VDD / 2$ .
- Timings used for IDD, IPP and IDDQ Measurement-Loop Patterns are provided in Table 1.
- Basic IDD, IPP and IDDQ Measurement Conditions are described in Table 2.
- Detailed IDD, IPP and IDDQ Measurement-Loop Patterns are described in Table 3 through Table 11.
- IDD Measurements are done after properly initializing the DDR4 SDRAM. This includes but is not limited to setting  
RON = RZQ/7 (34 Ohm in MR1);  
RTT\_NOM = RZQ/6 (40 Ohm in MR1);  
RTT\_WR = RZQ/2 (120 Ohm in MR2);  
RTT\_PARK = Disable;  
Qoff = 0B (Output Buffer enabled) in MR1;  
TDQS\_t disabled in MR1;  
CRC disabled in MR2;  
CA parity feature disabled in MR5;  
Gear down mode disabled in MR3  
Read/Write DBI disabled in MR5;  
DM disabled in MR5
- Attention: The IDD, IPP and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started.
- Define D = {CS\_n, ACT\_n, RAS\_n, CAS\_n, WE\_n} := {HIGH, LOW, LOW, LOW, LOW} ; apply BG/BA changes when directed.
- Define D# = {CS\_n, ACT\_n, RAS\_n, CAS\_n, WE\_n} := {HIGH, HIGH, HIGH, HIGH, HIGH} ; apply invert of BG/BA changes when directed above.



**NOTE:**

1. DIMM level Output test load condition may be different from above

Figure 1 - Measurement Setup and Test Load for IDD, IPP and IDDQ Measurements




Figure 2 - Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement

**Table 1 -Timings used for IDD, IPP and IDDQ Measurement-Loop Patterns**

Symbol	DDR4-1600	DDR4-1866	DDR4-2133	DDR4-2400	Unit
	11-11-11	13-13-13	15-15-15	17-17-17	
tCK	1.25	1.071	0.937	0.833	ns
CL	11	13	15	17	nCK
CWL	11	12	14	17	nCK
nRCD	11	13	15	17	nCK
nRC	39	45	51	56	nCK
nRAS	28	32	36	39	nCK
nRP	11	13	15	17	nCK
nFAW	x4	16	16	16	nCK
	x8	20	22	23	nCK
	x16	28	28	32	nCK
nRRDS	x4	4	4	4	nCK
	x8	4	4	4	nCK
	x16	5	5	6	nCK
nRRDL	x4	5	5	6	nCK
	x8	5	5	6	nCK
	x16	6	6	7	nCK
tCCD_S	4	4	4	4	nCK
tCCD_L	5	5	6	6	nCK
tWTR_S	2	3	3	3	nCK
tWTR_L	6	7	8	9	nCK
nRFC 2Gb	128	150	171	193	nCK
nRFC 4Gb	208	243	278	313	nCK
nRFC 8Gb	280	327	374	421	nCK
nRFC 16Gb	TBD	TBD	TBD	TBD	nCK

**Table 2 -Basic IDD, IPP and IDDQ Measurement Conditions**

Symbol	Description
IDD0	<p><b>Operating One Bank Active-Precharge Current (AL=0)</b></p> <p><b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, nRC, nRAS, CL:</b> see Table 1; <b>BL:</b> 8<sup>1</sup>; <b>AL:</b> 0; <b>CS_n:</b> High between ACT and PRE; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> partially toggling according to Table 3; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> Cycling with one bank active at a time: 0,0,1,1,2,2,... (see Table 3); <b>Output Buffer and RTT:</b> Enabled in Mode Registers<sup>2</sup>; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 3</p>
IDD0A	<p><b>Operating One Bank Active-Precharge Current (AL=CL-1)</b></p> <p><b>AL = CL-1, Other conditions:</b> see IDD0</p>
IPPO	<p><b>Operating One Bank Active-Precharge IPP Current</b></p> <p>Same condition with IDD0</p>
IDD1	<p><b>Operating One Bank Active-Read-Precharge Current (AL=0)</b></p> <p><b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, nRC, nRAS, nRCD, CL:</b> see Table 1; <b>BL:</b> 8<sup>1</sup>; <b>AL:</b> 0; <b>CS_n:</b> High between ACT, RD and PRE; <b>Command, Address, Bank Group Address, Bank Address Inputs,</b> <b>Data IO:</b> partially toggling according to Table 4; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> Cycling with one bank active at a time: 0,0,1,1,2,2,... (see Table 4); <b>Output Buffer and RTT:</b> Enabled in Mode Registers<sup>2</sup>; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 4</p>
IDD1A	<p><b>Operating One Bank Active-Read-Precharge Current (AL=CL-1)</b></p> <p><b>AL = CL-1, Other conditions:</b> see IDD1</p>
IPP1	<p><b>Operating One Bank Active-Read-Precharge IPP Current</b></p> <p>Same condition with IDD1</p>
IDD2N	<p><b>Precharge Standby Current (AL=0)</b></p> <p><b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 1; <b>BL:</b> 8<sup>1</sup>; <b>AL:</b> 0; <b>CS_n:</b> stable at 1; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> partially toggling according to Table 5; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks closed; <b>Output Buffer and RTT:</b> Enabled in Mode Registers<sup>2</sup>; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 5</p>
IDD2NA	<p><b>Precharge Standby Current (AL=CL-1)</b></p> <p><b>AL = CL-1, Other conditions:</b> see IDD2N</p>
IPP2N	<p><b>Precharge Standby IPP Current</b></p> <p>Same condition with IDD2N</p>
IDD2NT	<p><b>Precharge Standby ODT Current</b></p> <p><b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 1; <b>BL:</b> 8<sup>1</sup>; <b>AL:</b> 0; <b>CS_n:</b> stable at 1; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> partially toggling according to Table 6; <b>Data IO:</b> VSSQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks closed; <b>Output Buffer and RTT:</b> Enabled in Mode Registers<sup>2</sup>; <b>ODT Signal:</b> toggling according to Table 6; <b>Pattern Details:</b> see Table 6</p>
IDDQ2NT (Optional)	<p><b>Precharge Standby ODT IDDQ Current</b></p> <p>Same definition like for IDD2NT, however measuring IDDQ current instead of IDD current</p>
IDD2NL	<p><b>Precharge Standby Current with CAL enabled</b></p> <p>Same definition like for IDD2N, CAL enabled<sup>3</sup></p>
IDD2NG	<p><b>Precharge Standby Current with Gear Down mode enabled</b></p> <p>Same definition like for IDD2N, Gear Down mode enabled<sup>3,5</sup></p>
IDD2ND	<p><b>Precharge Standby Current with DLL disabled</b></p> <p>Same definition like for IDD2N, DLL disabled<sup>3</sup></p>

IDD2N_par	<b>Precharge Standby Current with CA parity enabled</b> Same definition like for IDD2N, CA parity enabled <sup>3</sup>
IDD2P	<b>Precharge Power-Down Current CKE:</b> Low; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n:</b> stable at 1; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> stable at 0; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks closed; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0
IPP2P	<b>Precharge Power-Down IPP Current</b> <b>Same condition with IDD2P</b>
IDD2Q	<b>Precharge Quiet Standby Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n:</b> stable at 1; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> stable at 0; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks closed; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0
IDD3N	<b>Active Standby Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n:</b> stable at 1; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> partially toggling according to Table 5; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks open; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 5
IDD3NA	<b>Active Standby Current (AL=CL-1)</b> <b>AL = CL-1, Other conditions:</b> see IDD3N
IPP3N	<b>Active Standby IPP Current</b> <b>Same condition with IDD3N</b>
IDD3P	<b>Active Power-Down Current</b> <b>CKE:</b> Low; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n:</b> stable at 1; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> stable at 0; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks open; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0
IPP3P	<b>Active Power-Down IPP Current</b> <b>Same condition with IDD3P</b>
IDD4R	<b>Operating Burst Read Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 1; <b>BL:</b> 8 <sup>2</sup> ; <b>AL:</b> 0; <b>CS_n:</b> High between RD; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> partially toggling according to Table 7; <b>Data IO:</b> seamless read data burst with different data between one burst and the next one according to Table 7; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks open, RD commands cycling through banks: 0,0,1,1,2,2,... (see Table 7); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 7
IDD4RA	<b>Operating Burst Read Current (AL=CL-1)</b> <b>AL = CL-1, Other conditions:</b> see IDD4R
IDD4RB	<b>Operating Burst Read Current with Read DBI</b> <b>Read DBI enabled<sup>3</sup>, Other conditions:</b> see IDD4R
IPP4R	<b>Operating Burst Read IPP Current</b> <b>Same condition with IDD4R</b>
IDDQ4R (Optional)	<b>Operating Burst Read IDDQ Current</b> Same definition like for IDD4R, however measuring IDDQ current instead of IDD current
IDDQ4RB (Optional)	<b>Operating Burst Read IDDQ Current with Read DBI</b> Same definition like for IDD4RB, however measuring IDDQ current instead of IDD current

IDD4W	<b>Operating Burst Write Current</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n:</b> High between WR; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> partially toggling according to Table 8; <b>Data IO:</b> seamless write data burst with different data between one burst and the next one according to Table 8; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> all banks open, WR commands cycling through banks: 0,0,1,1,2,2,... (see Table 8); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at HIGH; <b>Pattern Details:</b> see Table 8
IDD4WA	<b>Operating Burst Write Current (AL=CL-1)</b> <b>AL = CL-1, Other conditions:</b> see IDD4W
IDD4WB	<b>Operating Burst Write Current with Write DBI</b> <b>Write DBI enabled<sup>3</sup>, Other conditions:</b> see IDD4W
IDD4WC	<b>Operating Burst Write Current with Write CRC</b> <b>Write CRC enabled<sup>3</sup>, Other conditions:</b> see IDD4W
IDD4W_par	<b>Operating Burst Write Current with CA Parity</b> <b>CA Parity enabled<sup>3</sup>, Other conditions:</b> see IDD4W
IPP4W	<b>Operating Burst Write IPP Current</b> <b>Same condition with IDD4W</b>
IDD5B	<b>Burst Refresh Current (1X REF)</b> <b>CKE:</b> High; <b>External clock:</b> On; <b>tCK, CL, nRFC:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n:</b> High between REF; <b>Command, Address, Bank Group Address, Bank Address Inputs:</b> partially toggling according to Table 9; <b>Data IO:</b> VDDQ; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> REF command every nRFC (see Table 9); <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> stable at 0; <b>Pattern Details:</b> see Table 9
IPP5B	<b>Burst Refresh Write IPP Current (1X REF)</b> <b>Same condition with IDD5B</b>
IDD5F2	<b>Burst Refresh Current (2X REF)</b> <b>tRFC=tRFC_x2, Other conditions:</b> see IDD5B
IPP5F2	<b>Burst Refresh Write IPP Current (2X REF)</b> <b>Same condition with IDD5F2</b>
IDD5F4	<b>Burst Refresh Current (4X REF)</b> <b>tRFC=tRFC_x4, Other conditions:</b> see IDD5B
IPP5F4	<b>Burst Refresh Write IPP Current (4X REF)</b> <b>Same condition with IDD5F4</b>
IDD6N	<b>Self Refresh Current: Normal Temperature Range</b> <b>T<sub>CASE</sub>:</b> 0 - 85°C; <b>Low Power Array Self Refresh (LP ASR):</b> Normal <sup>4</sup> ; <b>CKE:</b> Low; <b>External clock:</b> Off; <b>CK_t and CK_c#:</b> LOW; <b>CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO:</b> High; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> Self-Refresh operation; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> MID-LEVEL
IPP6N	<b>Self Refresh IPP Current: Normal Temperature Range</b> <b>Same condition with IDD6N</b>
IDD6E	<b>Self-Refresh Current: Extended Temperature Range</b> <b>T<sub>CASE</sub>:</b> 0 - 95°C; <b>Low Power Array Self Refresh (LP ASR):</b> Extended <sup>4</sup> ; <b>CKE:</b> Low; <b>External clock:</b> Off; <b>CK_t and CK_c:</b> LOW; <b>CL:</b> see Table 1; <b>BL:</b> 8 <sup>1</sup> ; <b>AL:</b> 0; <b>CS_n, Command, Address, Bank Group Address, Bank Address, Data IO:</b> High; <b>DM_n:</b> stable at 1; <b>Bank Activity:</b> Extended Temperature Self-Refresh operation; <b>Output Buffer and RTT:</b> Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal:</b> MID-LEVEL
IPP6E	<b>Self Refresh IPP Current: Extended Temperature Range</b> <b>Same condition with IDD6E</b>

IDD6R	<b>Self-Refresh Current: Reduced Temperature Range</b> <b>T<sub>CASE</sub></b> : 0 - TBD (~35-45)°C; <b>Low Power Array Self Refresh (LP ASR)</b> : Reduced <sup>4</sup> ; <b>CKE</b> : Low; <b>External clock</b> : Off; CK_t and CK_c#: LOW; CL: see Table 1; <b>BL</b> : 8 <sup>1</sup> ; <b>AL</b> : 0; <b>CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO</b> : High; <b>DM_n</b> :stable at 1; <b>Bank Activity</b> : Extended Temperature Self-Refresh operation; <b>Output Buffer and RTT</b> : Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal</b> : MID-LEVEL
IPP6R	<b>Self Refresh IPP Current: Reduced Temperature Range</b> Same condition with IDD6R
IDD6A	<b>Auto Self-Refresh Current</b> <b>T<sub>CASE</sub></b> : 0 - 95°C; <b>Low Power Array Self Refresh (LP ASR)</b> : Auto <sup>4</sup> ; <b>CKE</b> : Low; <b>External clock</b> : Off; CK_t and CK_c#: LOW; CL: see Table 1; <b>BL</b> : 8 <sup>1</sup> ; <b>AL</b> : 0; <b>CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO</b> : High; <b>DM_n</b> :stable at 1; <b>Bank Activity</b> : Auto Self-Refresh operation; <b>Output Buffer and RTT</b> : Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal</b> : MID-LEVEL
IPP6A	<b>Auto Self-Refresh IPP Current</b> Same condition with IDD6A
IDD7	<b>Operating Bank Interleave Read Current</b> <b>CKE</b> : High; <b>External clock</b> : On; <b>tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL</b> : see Table 1; <b>BL</b> : 8 <sup>1</sup> ; <b>AL</b> : CL-1; <b>CS_n</b> : High between ACT and RDA; <b>Command, Address, Bank Group Address, Bank Address</b> <b>Inputs</b> : partially toggling according to Table 10; <b>Data IO</b> : read data bursts with different data between one burst and the next one according to Table 10; <b>DM_n</b> : stable at 1; <b>Bank Activity</b> : two times interleaved cycling through banks (0, 1, ...7) with different addressing, see Table 10; <b>Output Buffer and RTT</b> : Enabled in Mode Registers <sup>2</sup> ; <b>ODT Signal</b> : stable at 0; <b>Pattern Details</b> : see Table 10
IPP7	<b>Operating Bank Interleave Read IPP Current</b> Same condition with IDD7
IDD8	<b>Maximum Power Down Current</b> TBD
IPP8	<b>Maximum Power Down IPP Current</b> Same condition with IDD8

**NOTE :**

1. Burst Length: BL8 fixed by MRS: set MR0 [A1:0=00].

2. Output Buffer Enable

- set MR1 [A12 = 0] : Qoff = Output buffer enabled

- set MR1 [A2:1 = 00] : Output Driver Impedance Control = RZQ/7

- RTT\_Nom enable

- set MR1 [A10:8 = 011] : RTT\_NOM = RZQ/6

- RTT\_WR enable

- set MR2 [A10:9 = 01] : RTT\_WR = RZQ/2

- RTT\_PARK disable

- set MR5 [A8:6 = 000]

3. CAL enabled : set MR4 [A8:6 = 001] : 1600MT/s

- 010] : 1866MT/s, 2133MT/s

- 011] : 2400MT/s

Gear Down mode enabled :set MR3 [A3 = 1] : 1/4 Rate

DLL disabled : set MR1 [A0 = 0]

CA parity enabled :set MR5 [A2:0 = 001] : 1600MT/s,1866MT/s, 2133MT/s

- 010] : 2400MT/s

Read DBI enabled : set MR5 [A12 = 1]

Write DBI enabled : set :MR5 [A11 = 1]

4. Low Power Array Self Refresh (LP ASR) : set MR2 [A7:6 = 00] : Normal

- 01] : Reduced Temperature range

- 10] : Extended Temperature range

- 11] : Auto Self Refresh

5. IDD2NG should be measured after sync pulse(NOP) input.











**Table 8 - IDD4W, IDD4WA, IDD4WB and IDD4W\_par Measurement-Loop Pattern<sup>1</sup>**

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	C[2:0] <sup>3</sup>	BG[1:0] <sup>2</sup>	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data <sup>4</sup>
toggling Static High	0	0	WR		0	1	1	0	1	1	0	0	0	0	0	0	0	0	0	D0=00, D1=FF D2=FF, D3=00 D4=FF, D5=00 D6=00, D7=FF
		1	D		1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	-
		2,3	D#, D#		1	1	1	1	1	1	0	3 <sup>2</sup>	3	0	0	0	7	F	0	-
	1	4	WR		0	1	1	0	1	1	0	1	1	0	0	0	7	F	0	D0=FF, D1=00 D2=00, D3=FF D4=00, D5=FF D6=FF, D7=00
		5	D		1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	-
		6,7	D#, D#		1	1	1	1	1	1	0	3 <sup>2</sup>	3	0	0	0	7	F	0	-
	2 3 4 5 6 7 8 9 10 11 12 13 14 15	8-11		repeat Sub-Loop 0, use BG[1:0] <sup>2</sup> = 0, BA[1:0] = 2 instead																
		12-15		repeat Sub-Loop 1, use BG[1:0] <sup>2</sup> = 1, BA[1:0] = 3 instead																
		16-19		repeat Sub-Loop 0, use BG[1:0] <sup>2</sup> = 0, BA[1:0] = 1 instead																
		20-23		repeat Sub-Loop 1, use BG[1:0] <sup>2</sup> = 1, BA[1:0] = 2 instead																
		24-27		repeat Sub-Loop 0, use BG[1:0] <sup>2</sup> = 0, BA[1:0] = 3 instead																
		28-31		repeat Sub-Loop 1, use BG[1:0] <sup>2</sup> = 1, BA[1:0] = 0 instead																
		32-35		repeat Sub-Loop 0, use BG[1:0] <sup>2</sup> = 2, BA[1:0] = 0 instead																For x4 and x8 only
		36-39		repeat Sub-Loop 1, use BG[1:0] <sup>2</sup> = 3, BA[1:0] = 1 instead																
		40-43		repeat Sub-Loop 0, use BG[1:0] <sup>2</sup> = 2, BA[1:0] = 2 instead																
		44-47		repeat Sub-Loop 1, use BG[1:0] <sup>2</sup> = 3, BA[1:0] = 3 instead																
		48-51		repeat Sub-Loop 0, use BG[1:0] <sup>2</sup> = 2, BA[1:0] = 1 instead																
		52-55		repeat Sub-Loop 1, use BG[1:0] <sup>2</sup> = 3, BA[1:0] = 2 instead																
		56-59		repeat Sub-Loop 0, use BG[1:0] <sup>2</sup> = 2, BA[1:0] = 3 instead																
		60-63		repeat Sub-Loop 1, use BG[1:0] <sup>2</sup> = 3, BA[1:0] = 0 instead																

**NOTE :**

1. DQS\_t, DQS\_c are used according to WR Commands, otherwise VDDQ.

2. BG1 is don't care for x16 device

3. C[2:0] are used only for 3DS device

4. Burst Sequence driven on each DQ signal by Write Command.







## IDD Specifications

IDD and IPP values are for full operating range of voltage and temperature unless otherwise noted. IDD and IPP values are for full operating range of voltage and temperature unless otherwise noted.

### $I_{DD}$ and $I_{DDQ}$ Specification

Symbol	2133			2400			2666			Unit	NOTE
	x4	x8	x16	x4	x8	x16	x4	x8	x16		
$I_{DD0}$	37	37	44	38	38	46	40	40	48	mA	
$I_{DD0A}$	37	37	44	38	38	46	40	40	48	mA	
$I_{DD1}$	44	46	57	46	48	60	49	51	62	mA	
$I_{DD1A}$	46	49	60	48	51	63	51	54	66	mA	
$I_{DD2N}$	26	26	26	27	27	27	29	29	29	mA	
$I_{DD2NA}$	26	26	26	27	27	27	29	29	29	mA	
$I_{DD2NT}$	31	31	31	32	32	32	35	35	35	mA	
$I_{DD2NL}$	18	18	18	18	18	18	19	19	19	mA	
$I_{DD2NG}$	26	26	26	26	26	26	29	29	29	mA	
$I_{DD2ND}$	26	26	26	26	26	26	29	29	29	mA	
$I_{DD2N\_par}$	26	26	26	26	26	26	29	29	29	mA	
$I_{DD2P}$	18	18	18	18	18	18	19	19	19	mA	
$I_{DD2Q}$	22	22	22	22	22	22	24	24	24	mA	
$I_{DD3N}$	44	44	44	45	45	45	47	47	47	mA	
$I_{DD3NA}$	44	44	44	45	45	45	47	47	47	mA	
$I_{DD3P}$	36	36	36	37	37	37	38	38	38	mA	
$I_{DD4R}$	104	115	177	113	124	195	122	134	229	mA	
$I_{DD4RA}$	113	124	187	123	134	204	134	146	222	mA	
$I_{DD4RB}$	112	124	184	122	134	204	132	145	221	mA	
$I_{DD4W}$	98	111	154	107	120	170	116	131	185	mA	
$I_{DD4WA}$	100	114	157	109	123	172	119	134	187	mA	
$I_{DD4WB}$	94	110	154	102	120	170	110	130	185	mA	
$I_{DD4WC}$	91	106	148	99	114	164	108	124	179	mA	
$I_{DD4WC\_par}$	108	113	164	122	136	186	131	146	200	mA	
$I_{DD5B}$	195	195	195	196	196	196	197	197	197	mA	
$I_{DD5F2}$	140	140	140	142	142	142	144	144	144	mA	
$I_{DD5F4}$	123	123	123	127	127	127	129	129	129	mA	
$I_{DD6N}$	22	22	22	22	22	22	22	22	22	mA	
$I_{DD6E}$	28	28	28	28	28	28	28	28	28	mA	
$I_{DD6R}$	14	14	14	14	14	14	14	14	14	mA	
$I_{DD6A}$	28	28	28	28	28	28	28	28	28	mA	
$I_{DD7}$	160	145	181	177	152	185	244	160	210	mA	
$I_{DD8}$	12	12	12	12	12	12	12	12	12	mA	

NOTE :

1. Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR4 SDRAM devices support the following options or requirements referred to in this material.

## $I_{PP}$ Specification

Symbol	2133			2400			2666			Unit	NOTE
	x4	x8	x16	x4	x8	x16	x4	x8	x16		
$I_{PP0}$	6	6	10	6	6	10	6	6	10	mA	
$I_{PP1}$	7	7	10	7	7	10	7	7	10	mA	
$I_{PP2N}$	3.2	3.2	3.2	3.2	3.2	3.2	3.2	3.2	3.2	mA	
$I_{PP2P}$	3.2	3.2	3.2	3.2	3.2	3.2	3.2	3.2	3.2	mA	
$I_{PP3N}$	15	15	18	15	15	18	15	15	18	mA	
$I_{PP3P}$	15	15	18	15	15	18	15	15	18	mA	
$I_{PP4R}$	15	15	18	15	15	18	15	15	18	mA	
$I_{PP4W}$	15	15	18	15	15	18	15	15	18	mA	
$I_{PP5B}$	65	65	65	65	65	65	65	65	65	mA	
$I_{PP5F2}$	45	45	45	46	46	46	47	47	47	mA	
$I_{PP5F4}$	40	40	40	40	40	40	40	40	40	mA	
$I_{PP6N}$	4	4	4	4	4	4	4	4	4	mA	
$I_{PP6E}$	7	7	7	7	7	7	7	7	7	mA	
$I_{PP6R}$	4.1	4.1	4.1	4.1	4.1	4.1	4.1	4.1	4.1	mA	
$I_{PP6A}$	7	7	7	7	7	7	7	7	7	mA	
$I_{PP7}$	25	19	24	25	19	24	29	21	28	mA	
$I_{PP8}$	3.2	3.2	3.2	3.2	3.2	3.2	3.2	3.2	3.2	mA	

### NOTE :

1. Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR4 SDRAM devices support the following options or requirements referred to in this material.

## $I_{DD6}$ Specification

Symbol	Temperature Range	2133/2400/2666			Unit	NOTE
		x4	x8	x16		
$I_{DD6N}$	0 - 85 °C	22	22	22	mA	3,4
$I_{DD6E}$	0 - 95 °C	28	28	28	mA	4,5,6
$I_{DD6R}$	0 - 45 °C	14	14	14	mA	4,6,8
$I_{DD6A}$	0 - 85 °C	28	28	28	mA	4,6,7

### NOTE :

- Some  $I_{DD}$  currents are higher for x16 organization due to larger page-size architecture.
- Max. values for  $I_{DD}$  currents considering worst case conditions of process, temperature and voltage.
- Applicable for MR2 settings A6=0 and A7=0.
- Supplier data sheets include a max value for  $I_{DD6}$ .
- Applicable for MR2 settings A6=0 and A7=1.  $I_{DD6E}$  is only specified for devices which support the Extended Temperature Range feature.
- Refer to the supplier data sheet for the value specification method (e.g. max, typical) for  $I_{DD6E}$  and  $I_{DD6A}$
- Applicable for MR2 settings A6=1 and A7=0.  $I_{DD6A}$  is only specified for devices which support the Auto Self Refresh feature.
- Applicable for MR2 settings MR2 [A7:A6 = 01] : Reduced Temperature range.  $I_{DD6R}$  is verified by design and characterization, and may not be subject to production test

## Input/Output Capacitance

### Silicon pad I/O Capacitance

Symbol	Parameter	DDR4- 1600,1866,2133		DDR4-2400,2666		Unit	NOTE
		min	max	min	max		
$C_{IO}$	Input/output capacitance	0.55	1.4	0.55	1.15	pF	1,2,3
$C_{DIO}$	Input/output capacitance delta	-0.1	0.1	-0.1	0.1	pF	1,2,3,11
$C_{DDQS}$	Input/output capacitance delta DQS_t and DQS_c		0.05		0.05	pF	1,2,3,5
$C_{CK}$	Input capacitance, CK_t and CK_c	0.2	0.8	0.2	0.7	pF	1,3
$C_{DCK}$	Input capacitance delta CK_t and CK_c		0.05		0.05	pF	1,3,4
$C_I$	Input capacitance (CTRL, ADD, CMD pins only)	0.2	0.8	0.2	0.7	pF	1,3,6
$C_{DI\_CTRL}$	Input capacitance delta (All CTRL pins only)	-0.1	0.1	-0.1	0.1	pF	1,3,7,8
$C_{DI\_ADD\_CMD}$	Input capacitance delta (All ADD/CMD pins only)	-0.1	0.1	-0.1	0.1	pF	1,2,9,10
$C_{ALERT}$	Input/output capacitance of ALERT	0.5	1.5	0.5	1.5	pF	1,3
$C_{ZQ}$	Input/output capacitance of ZQ	-	2.3	-	2.3	pF	1,3,12
$C_{TEN}$	Input capacitance of TEN	0.2	2.3	0.2	2.3	pF	1,3,13

#### NOTE :

1. This parameter is not subject to production test. It is verified by design and characterization. The silicon only capacitance is validated by de-embedding the package L & C parasitic. The capacitance is measured with VDD, VDDQ, VSS, VSSQ applied with all other signal pins floating. Measurement procedure tbd.
2. DQ, DM\_n, DQS\_T, DQS\_C, TDQS\_T, TDQS\_C. Although the DM, TDQS\_T and TDQS\_C pins have different functions, the loading matches DQ and DQS
3. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here
4. Absolute value CK\_T-CK\_C
5. Absolute value of  $C_{IO}(DQS_T)-C_{IO}(DQS_C)$
6. CI applies to ODT, CS\_n, CKE, A0-A17, BA0-BA1, BG0-BG1, RAS\_n/A16, CAS\_n/A15, WE\_n/A14, ACT\_n and PAR.
7. CDI CTRL applies to ODT, CS\_n and CKE
8.  $CDI_{CTRL} = CI(CTRL) - 0.5 * (CI(CLK_T) + CI(CLK_C))$
9.  $CDI_{ADD\_CMD}$  applies to, A0-A17, BA0-BA1, BG0-BG1, RAS\_n/A16, CAS\_n/A15, WE\_n/A14, ACT\_n and PAR.
10.  $CDI_{ADD\_CMD} = CI(ADD\_CMD) - 0.5 * (CI(CLK_T) + CI(CLK_C))$
11.  $CDIO = C_{IO}(DQ,DM) - 0.5 * (C_{IO}(DQS_T) + C_{IO}(DQS_C))$
12. Maximum external load capacitance on ZQ pin: tbd pF.
13. TEN pins may be DRAM internally pulled low through a weak pull-down resistor to VSS. In this case  $C_{TEN}$  might not be valid and system shall verify TEN signal with Vendor specific information.

### DRAM package electrical specifications (x4/x8)

Symbol	Parameter	DDR4-1600,1866,2133,2400,2666		Unit	NOTE
		min	max		
$Z_{IO}$	Input/output Zpkg	45	85	$\Omega$	1,2,4,5,10,11
$T_{DIO}$	Input/output Pkg Delay	14	42	ps	1,3,4,5,11
$L_{IO}$	Input/output Lpkg	-	3.3	nH	11,12
$C_{IO}$	Input/output Cpkg	-	0.78	pF	11,13
$Z_{IO\ DQS}$	DQS_t, DQS_c Zpkg	45	85	$\Omega$	1,2,5,10,11
$T_{d_{IO\ DQS}}$	DQS_t, DQS_c Pkg Delay	14	42	ps	1,3,5,10,11
$L_{IO\ DQS}$	DQS Lpkg	-	3.3	nH	11,12
$C_{IO\ DQS}$	DQS Cpkg	-	0.78	pF	11,13
$DZ_{DIO\ DQS}$	Delta Zpkg DQS_t, DQS_c	-	10	$\Omega$	1,2,5,7,10
$D_{T_{dDIO\ DQS}}$	Delta Delay DQS_t, DQS_c	-	5	ps	1,3,5,7,10
$Z_I\ CTRL$	Input- CTRL pins Zpkg	50	90	$\Omega$	1,2,5,9,10,11
$T_{dI\ CTRL}$	Input- CTRL pins Pkg Delay	14	42	ps	1,3,5,9,10,11
$L_I\ CTRL$	Input CTRL Lpkg	-	3.4	nH	11,12
$C_I\ CTRL$	Input CTRL Cpkg	-	0.7	pF	11,13
$Z_{IADD\ CMD}$	Input- CMD ADD pins Zpkg	50	90	$\Omega$	1,2,5,8,10,11
$T_{d_{IADD\ CMD}}$	Input- CMD ADD pins Pkg Delay	14	45	ps	1,3,5,8,10,11
$L_I\ ADD\ CMD$	Input CMD ADD Lpkg	-	3.6	nH	11,12
$C_I\ ADD\ CMD$	Input CMD ADD Cpkg	-	0.74	pF	11,13
$Z_{CK}$	CLK_t & CLK_c Zpkg	50	90	$\Omega$	1,2,5,10,11
$T_{d_{CK}}$	CLK_t & CLK_c Pkg Delay	14	42	ps	1,3,5,10,11
$L_I\ CLK$	Input CLK Lpkg	-	3.4	nH	11,12
$C_I\ CLK$	Input CLK Cpkg	-	0.7	pF	11,13
$DZ_{DLK}$	Delta Zpkg CLK_t & CLK_c	-	10	$\Omega$	1,2,5,6,10
$D_{T_{dLK}}$	Delta Delay CLK_t & CLK_c	-	5	ps	1,3,5,6,10
$Z_O\ ZQ$	ZQ Zpkg	-	100	$\Omega$	1,2,5,10,11
$T_{dO\ ZQ}$	ZQ Delay	20	90	ps	1,3,5,10,11
$Z_O\ ALERT$	ALERT Zpkg	40	100	$\Omega$	1,2,5,10,11
$T_{dO\ ALERT}$	ALERT Delay	20	55	ps	1,3,5,10,11

**NOTE :**

1. This parameter is not subject to production test. It is verified by design and characterization. The package parasitic( L & C) are validated using package only samples. The capacitance is measured with VDD, VDDQ, VSS, VSSQ shorted with all other signal pins floating. The inductance is measured with VDD, VDDQ, VSS and VSSQ shorted and all other signal pins shorted at the die side(not pin). Measurement procedure tbd
2. Package only impedance ( $Z_{pkg}$ ) is calculated based on the  $L_{pkg}$  and  $C_{pkg}$  total for a given pin where:

$$Z_{pkg}(\text{total per pin}) = \sqrt{L_{pkg}/C_{pkg}}$$

3. Package only delay( $T_{pkg}$ ) is calculated based on  $L_{pkg}$  and  $C_{pkg}$  total for a given pin where:

$$T_{dpkg}(\text{total per pin}) = \sqrt{L_{pkg}*C_{pkg}}$$

4. Z & Td IO applies to DQ, DM, TDQS\_T and TDQS\_C
5. This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here
6. Absolute value of  $Z_{CK\_t}$ - $Z_{CK\_c}$  for impedance(Z) or absolute value of  $T_{dCK\_t}$ - $T_{dCK\_c}$  for delay(Td).
7. Absolute value of  $Z_{IO}(DQS_t)$ - $Z_{IO}(DQS_c)$  for impedance(Z) or absolute value of  $T_{dIO}(DQS_t)$ - $T_{dIO}(DQS_c)$  for delay(Td)
8. ZI & Td ADD CMD applies to A0-A13, ACT\_n, BA0-BA1, BG0-BG1, RAS\_n/A16, CAS\_n/A15, WE\_n/A14 and PAR.
9. ZI & Td CTRL applies to ODT, CS\_n and CKE
10. This table applies to monolithic X4 and X8 devices.
11. Package implementations shall meet spec if the  $Z_{pkg}$  and Pkg Delay fall within the ranges shown, and the maximum  $L_{pkg}$  and  $C_{pkg}$  do not exceed the maximum values shown.
12. It is assumed that  $L_{pkg}$  can be approximated as  $L_{pkg} = Z_0*T_d$ .
13. It is assumed that  $C_{pkg}$  can be approximated as  $C_{pkg} = T_d/Z_0$ .

### DRAM package electrical specifications (x16)

Symbol	Parameter	DDR4-1600,1866,2133,2400,2666		Unit	NOTE
		min	max		
$Z_{IO}$	Input/output Zpkg	45	85	$\Omega$	1
$T_{DIO}$	Input/output Pkg Delay	14	45	ps	1
$L_{IO}$	Input/output Lpkg	-	3.4	nH	1,2
$C_{IO}$	Input/output Cpkg	-	0.82	pF	1,3
$Z_{IO\ DQS}$	DQS_t, DQS_c Zpkg	45	85	$\Omega$	1
$Td_{IO\ DQS}$	DQS_t, DQS_c Pkg Delay	14	45	ps	1
$L_{IO\ DQS}$	DQS Lpkg	-	3.4	nH	1,2
$C_{IO\ DQS}$	DQS Cpkg	-	0.82	pF	1,3
$DZ_{DIO\ DQS}$	Delta Zpkg DQSU_t, DQSU_c	-	10	$\Omega$	-
	Delta Zpkg DQSL_t, DQSL_c	-	10	$\Omega$	-
$D_{TdDIO\ DQS}$	Delta Delay DQSU_t, DQSU_c	-	5	ps	-
	Delta Delay DQSL_t, DQSL_c	-	5	ps	-
$Z_I\ CTRL$	Input- CTRL pins Zpkg	50	90	$\Omega$	1
$T_{dI}\ CTRL$	Input- CTRL pins Pkg Delay	14	42	ps	1
$L_I\ CTRL$	Input CTRL Lpkg	-	3.4	nH	1,2
$C_I\ CTRL$	Input CTRL Cpkg	-	0.7	pF	1,3
$Z_{IADD\ CMD}$	Input- CMD ADD pins Zpkg	50	90	$\Omega$	1
$Td_{IADD\ CMD}$	Input- CMD ADD pins Pkg Delay	14	52	ps	1
$L_I\ ADD\ CMD$	Input CMD ADD Lpkg	-	3.9	nH	1,2
$C_I\ ADD\ CMD$	Input CMD ADD Cpkg	-	0.86	pF	1,3
$Z_{CK}$	CLK_t & CLK_c Zpkg	50	90	$\Omega$	1
$Td_{CK}$	CLK_t & CLK_c Pkg Delay	14	42	ps	1
$L_I\ CLK$	Input CLK Lpkg	-	3.4	nH	1,2
$C_I\ CLK$	Input CLK Cpkg	-	0.7	pF	1,3
$DZ_{DLK}$	Delta Zpkg CLK_t & CLK_c	-	10	$\Omega$	-
$D_{TdLK}$	Delta Delay CLK_t & CLK_c	-	5	ps	-
$Z_O\ ZQ$	ZQ Zpkg	-	100	$\Omega$	-
$Td_O\ ZQ$	ZQ Delay	20	90	ps	-
$Z_O\ ALERT$	ALERT Zpkg	40	100	$\Omega$	-
$Td_O\ ALERT$	ALERT Delay	20	55	ps	-

**NOTE :**

1. Package implementations shall meet spec if the Zpkg and Pkg Delay fall within the ranges shown, and the maximum Lpkg and Cpkg do not exceed the maximum values shown.
2. It is assumed that Lpkg can be approximated as  $Lpkg = Zo \cdot Td$ .
3. It is assumed that Cpkg can be approximated as  $Cpkg = Td/Zo$ .

## Standard Speed Bins

### DDR4-1600 Speed Bins and Operations

Speed Bin			DDR4-1600K		Unit	NOTE
CL-nRCD-nRP			11-11-11			
Parameter		Symbol	min	max		
Internal read command to first data	tAA		13.75 <sup>13</sup> (13.50) <sup>5,11</sup>	18.00	ns	11
Internal read command to first data with read DBI enabled	tAA_DBI		tAA(min) + 2nCK	tAA(max) + 2nCK	ns	11
ACT to internal read or write delay time	tRCD		13.75 (13.50) <sup>5,11</sup>	-	ns	11
PRE command period	tRP		13.75 (13.50) <sup>5,11</sup>	-	ns	11
ACT to PRE command period	tRAS		35	9 x tREFI	ns	11
ACT to ACT or REF command period	tRC		48.75 (48.50) <sup>5,11</sup>	-	ns	11
	Normal	Read DBI				
CWL = 9	CL = 9	CL = 11	tCK(AVG)	1.5	1.6	ns 1,2,3,4,10, ,13
	CL = 10	CL = 12	tCK(AVG)	Reserved		ns 1,2,3,4,10
CWL = 9,11	CL = 10	CL = 12	tCK(AVG)	Reserved		ns 1,2,3,4
	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	ns 1,2,3,4
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns 1,2,3
Supported CL Settings			9,11,12			nCK 12,13
Supported CL Settings with read DBI			11,13,14			nCK 12
Supported CWL Settings			9,11			nCK

## DDR4-1866 Speed Bins and Operations

Speed Bin			DDR4-1866M		Unit	NOTE
CL-nRCD-nRP			13-13-13			
Parameter	Symbol		min	max		
Internal read command to first data	tAA		13.92 <sup>13</sup> (13.50) <sup>5,11</sup>	18.00	ns	11
Internal read command to first data with read DBI enabled	tAA_DBI		tAA(min) + 2nCK	tAA(max) + 2nCK	ns	11
ACT to internal read or write delay time	tRCD		13.92 (13.50) <sup>5,11</sup>	-	ns	11
PRE command period	tRP		13.92 (13.50) <sup>5,11</sup>	-	ns	11
ACT to PRE command period	tRAS		34	9 x tREFI	ns	11
ACT to ACT or REF command period	tRC		47.92 (47.50) <sup>5,11</sup>	-	ns	11
	Normal	Read DBI				
CWL = 9	CL = 9	CL = 11	tCK(AVG)	1.5	1.6	ns 1,2,3,4,10, ,11
	CL = 10	CL = 12	tCK(AVG)	Reserved		ns 1,2,3,4,10
CWL = 9,11	CL = 10	CL = 12	tCK(AVG)	Reserved		ns 4
	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	ns 1,2,3,4,6
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns 1,2,3,6
CWL = 10,12	CL = 12	CL = 14	tCK(AVG)	Reserved		ns 1,2,3,4
	CL = 13	CL = 15	tCK(AVG)	1.071	<1.25	ns 1,2,3,4
	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns 1,2,3
Supported CL Settings			9,11,12,13,14		nCK	12,13
Supported CL Settings with read DBI			11,13,14 ,15,16		nCK	13
Supported CWL Settings			9,10,11,12		nCK	

### DDR4-2133 Speed Bins and Operations

Speed Bin			DDR4-2133P		Unit	NOTE
CL-nRCD-nRP			15-15-15			
Parameter		Symbol	min	max		
Internal read command to first data		tAA	14.06 <sup>13</sup> (13.50) <sup>5,11</sup>	18.00	ns	11
Internal read command to first data with read DBI enabled		tAA_DBI	tAA(min)+3nCK	tAA(max)+3nCK	ns	11
ACT to internal read or write delay time		tRCD	14.06 (13.50) <sup>5,11</sup>	-	ns	11
PRE command period		tRP	14.06 (13.50) <sup>5,11</sup>	-	ns	11
ACT to PRE command period		tRAS	33	9 x tREFI	ns	11
ACT to ACT or REF command period		tRC	47.06 (46.50) <sup>5,11</sup>	-	ns	11
	Normal	Read DBI				
CWL = 9	CL = 9	CL = 11	tCK(AVG)	1.5	1.6	ns 1,2,3,4,10, 13
	CL = 10	CL = 12	tCK(AVG)	Reserved		ns 1,2,3,10
CWL = 9,11	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	ns 1,2,3,4,7
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns 1,2,3,7
CWL = 10,12	CL = 13	CL = 15	tCK(AVG)	1.071	<1.25	ns 1,2,3,4,7
	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns 1,2,3,7
CWL = 11,14	CL = 14	CL = 17	tCK(AVG)	Reserved		ns 1,2,3,4
	CL = 15	CL = 18	tCK(AVG)	0.937	<1.071	ns 1,2,3,4
	CL = 16	CL = 19	tCK(AVG)	0.937	<1.071	ns 1,2,3
Supported CL Settings			9,11,12,13,14,15,16			nCK 12,13
Supported CL Settings with read DBI			11,13,14,15,16,18,19			nCK
Supported CWL Settings			9,10,11,12,14			nCK

## DDR4-2400 Speed Bins and Operations

Speed Bin			DDR4-2400T		Unit	NOTE
CL-nRCD-nRP			17-17-17			
Parameter		Symbol	min	max		
Internal read command to first data	tAA		14.16 (13.75) <sup>5,11</sup>	18.00	ns	11
Internal read command to first data with read DBI enabled	tAA_DBI		tAA(min)+3nCK	tAA(max)+3nCK	ns	11
ACT to internal read or write delay time	tRCD		14.16 (13.75) <sup>5,11</sup>	-	ns	11
PRE command period	tRP		14.16 (13.75) <sup>5,11</sup>	-	ns	11
ACT to PRE command period	tRAS		32	9 x tREFI	ns	11
ACT to ACT or REF command period	tRC		46.16 (45.75) <sup>5,11</sup>	-	ns	11
	Normal	Read DBI				
CWL = 9	CL = 9	CL = 11	tCK(AVG)	Reserved		ns 1,2,3,4,10
	CL = 10	CL = 12	tCK(AVG)	1.5	1.6	ns 1,2,3,4,10
CWL = 9,11	CL = 10	CL = 12	tCK(AVG)	Reserved		ns 4
	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	ns 1,2,3,4,8
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns 1,2,3,8
	CL = 12	CL = 14	tCK(AVG)	Reserved		ns 4
CWL = 10,12	CL = 13	CL = 15	tCK(AVG)	1.071	<1.25	ns 1,2,3,4,8
	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns 1,2,3,8
	CL = 14	CL = 17	tCK(AVG)	Reserved		ns 4
CWL = 11,14	CL = 15	CL = 18	tCK(AVG)	0.937	<1.071	ns 1,2,3,4,8
	CL = 16	CL = 19	tCK(AVG)	0.937	<1.071	ns 1,2,3,8
	CL = 15	CL = 18	tCK(AVG)	Reserved		ns 1,2,3,4
CWL = 12,16	CL = 16	CL = 19	tCK(AVG)	Reserved		ns 1,2,3,4
	CL = 17	CL = 20	tCK(AVG)	0.833	<0.937	ns
	CL = 18	CL = 21	tCK(AVG)	0.833	<0.937	ns 1,2,3
Supported CL Settings			10,11,12,13,14,15,16,17,18		nCK	12
Supported CL Settings with read DBI			12,13,14,15,16,18,19,20,21		nCK	
Supported CWL Settings			9,10,11,12,14,16		nCK	

## DDR4-2666 Speed Bins and Operations

Speed Bin			DDR4-2666V		Unit	NOTE
CL-nRCD-nRP			19-19-19			
Parameter		Symbol	min	max		
Internal read command to first data	tAA		14.25 <sup>13</sup> (13.75) <sup>5,11</sup>	18.00	ns	11
Internal read command to first data with read DBI enabled	tAA_DBI		tAA(min)+3nCK	tAA(max)+3nCK	ns	11
ACT to internal read or write delay time	tRCD		14.25 <sup>13</sup> (13.75) <sup>5,11</sup>	-	ns	11
PRE command period	tRP		14.25 <sup>13</sup> (13.75) <sup>5,11</sup>	-	ns	11
ACT to PRE command period	tRAS		32	9 x tREFI	ns	11
ACT to ACT or REF command period	tRC		46.25 (45.75) <sup>5,11</sup>	-	ns	11
	Normal	Read DBI				
CWL = 9	CL = 9	CL = 11	tCK(AVG)	Reserved		ns 1,2,3,4,10
	CL = 10	CL = 12	tCK(AVG)	1.5	1.6	ns 1,2,3,10
CWL = 9,11	CL = 10	CL = 12	tCK(AVG)	Reserved		ns 4
	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	ns 1,2,3,4,9
CWL = 10,12	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns 1,2,3,9
	CL = 12	CL = 14	tCK(AVG)	Reserved		ns 4
CWL = 11,14	CL = 13	CL = 15	tCK(AVG)	1.071	<1.25	ns 1,2,3,4,9
	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns 1,2,3,9
CWL = 11,14	CL = 14	CL = 17	tCK(AVG)	Reserved		ns 4
	CL = 15	CL = 18	tCK(AVG)	0.937	<1.071	ns 1,2,3,4,9
CWL = 12,16	CL = 15	CL = 18	tCK(AVG)	Reserved		ns 4
	CL = 16	CL = 19	tCK(AVG)	Reserved		ns 1,2,3,4,9
CWL = 12,16	CL = 17	CL = 20	tCK(AVG)	0.833	<0.937	ns 1,2,3,4,9
	CL = 18	CL = 21	tCK(AVG)	0.833	<0.937	ns 1,2,3
CWL = 14,18	CL = 17	CL = 20	tCK(AVG)	Reserved		ns 1,2,3,4
	CL = 18	CL = 21	tCK(AVG)	Reserved		ns 1,2,3,4
CWL = 14,18	CL = 19	CL = 22	tCK(AVG)	0.75	<0.833	ns 1,2,3,4
	CL = 20	CL = 23	tCK(AVG)	0.75	<0.833	ns 1,2,3
Supported CL Settings			10,11,12,13,14,15,16,17,18,19,20		nCK	12
Supported CL Settings with read DBI			12,13,14,15,17,18,19,20,21,22,23		nCK	
Supported CWL Settings			9,10,11,12,14,16,18		nCK	

## Speed Bin Table Notes


Absolute Specification

- VDDQ = VDD = 1.20V +/- 0.06 V
- VPP = 2.5V +0.25/-0.125 V
- The values defined with above-mentioned table are DLL ON case.
- DDR4-1600, 1866, 2133 and 2400 Speed Bin Tables are valid only when Geardown Mode is disabled.

1. The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When making a selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
2. tCK(avg).MIN limits: Since CAS Latency is not purely analog - data and strobe output are synchronized by the DLL - all possible intermediate frequencies may not be guaranteed. CL in clock cycle is calculated from tAA following rounding algorithm defined in DDR4 Device Operation(Rounding Algorithms)
3. tCK(avg).MAX limits: Calculate  $tCK(\text{avg}) = tAA.\text{MAX} / \text{CL SELECTED}$  and round the resulting tCK(avg) down to the next valid speed bin (i.e. 1.5ns or 1.25ns or 1.071 ns or 0.938 ns or 0.833 ns). This result is tCK(avg).MAX corresponding to CL SELECTED.
4. 'Reserved' settings are not allowed. User must program a different value.
5. 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to supplier's data sheet and/or the DIMM SPD information if and how this setting is supported.
6. Any DDR4-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
7. Any DDR4-2133 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
8. Any DDR4-2400 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
9. Any DDR4-2666 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/Characterization.
10. DDR4-1600 AC timing apply if DRAM operates at lower than 1600 MT/s data rate.
11. Parameters apply from tCK(avg)min to tCK(avg)max at all standard JEDEC clock period values as stated in the Speed Bin Tables.
12. CL number in parentheses, it means that these numbers are optional.
13. DDR4 SDRAM supports CL=9 as long as a system meets tAA(min).
14. Each speed bin lists the timing requirements that need to be supported in order for a given DRAM to be JEDEC compliant. JEDEC compliance does not require support for all speed bins within a given speed. JEDEC compliance requires meeting the parameters for a least one of the listed speed bins.

## Package Dimensions

### Package Dimension(x4/8): 78Ball Fine Pitch Ball Grid Array Outline



## Package Dimension(x16): 96Ball Fine Pitch Ball Grid Array Outline

