

748MHz VCO




The ISL3183 is a 748MHz monolithic VCO designed to simplify and reduce the cost and size of the VCO function for PRISM® WLAN applications.

This fully integrated VCO does not require external elements such as inductors and varactors. Load pull rejection is excellent, eliminating the need for an external buffer amplifier. A differential design provides inherent rejection of spurious signals which simplifies the PCB layout.

The ISL3183 is housed in a 16 lead QFN package well suited for PCMCIA board applications.

Pinout




Features

- Single Supply 2.7V to 3.0V
- Frequency 748MHz
- Fully integrated / No External Varactors or Resonators Required
- High Isolation Output Buffer / Reduced Load Pulling
- Differential Design / Reduced Spurs
- Digitally Controlled Power Down Mode

Applications

- Systems Targeting IEEE802.11b, 11Mbps Standard
- Wireless Local Area Networks
- PCMCIA Wireless Transceivers
- TDMA Packet Protocol Radios

Simplified Block Diagram



Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
ISL3183IR	-40 to 85	16 Ld QFN	L16.4x4
ISL3183IR96	-40 to 85	Tape and Reel	

Pin Descriptions

PIN NUMBER	NAME	DESCRIPTION
1	VT	Tuning Voltage.
2	GND4	DC and RF Ground.
3	VCC4	Power Supply.
4	CAP1	Bypass Capacitor 1.
5	GND1	DC and RF Ground.
6	VCC2	Power Supply.
7	GND2	DC and RF Ground.
8	CAP2	Bypass Capacitor 2.
9	OSC+	VCO Output +.
10	GND3	DC and RF Ground.
11	VCC3	Power Supply.
12	OSC-	VCO Output -.
13	PE	Digital input control pin to enable operation of the Power Amplifier. Enable logic level is high.
14	GND1	DC and RF Ground.
15	VCC1	Power Supply.
16	LF	Low Pass Filtering.

Absolute Maximum Ratings

Supply Voltage	3.6V
Voltage on Any Other Pin	-0.3 to V _{CC} +0.3V
V _{CC} to V _{CC} Decouple	-0.3 to +0.3V
Any GND to GND	-0.3 to +0.3V

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
QFN Package	47	9
Maximum Junction Temperature (Plastic Package)	150°C	
Maximum Storage Temperature Range	-65°C to 150°C	
For Recommended soldering conditions see Tech Brief TB389.		

Operating Conditions

Temperature Range	-40 to 85°C
Supply Voltage Range	2.7V to 3.0V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. θ_{JC} , the "case temp" is measured at the center of the exposed metal pad on the package underside. See Tech Brief TB379.

General DC Electrical Specifications V_{CC} = 2.85V

PARAMETER	TEMP. (°C)	MIN	TYP	MAX	UNITS
Supply Voltage	25	2.7	2.85	3.0	V
Supply Current	25	-	8.9	12	mA
Power Down Supply Current	25	-	-	180	µA
Power Up Time	25	-	1000	-	µs
Power Down Time	25	-	300	-	µs
CMOS Low Level Input Voltage	25	-	-	0.3*V _{DD}	V
CMOS High Level Input Voltage	25	0.7*V _{DD}	-	-	V

VCO AC Electrical Specifications V_{CC} = 2.85V, ISL3183EVAL used as a platform, Unless Otherwise Specified

PARAMETER	TEST CONDITIONS	TEMP. (°C)	MIN	TYP	MAX	UNITS
RF Frequency Range		25	738	-	755	MHz
Tuning Voltage		25	0.5	1.2	2.2	V
VCO Gain		Full	-	33	-	MHz/V
Phase Noise	Offset 10kHz	25	-	-78	-	dBc/Hz
Harmonic Outputs		Full	-	-20	-	dBc
Output Power	Calibrated for Losses on the Board	25	-18.8	-16	-10	dBm
Supply Pushing	V _{CC} = 2.7V - 3V	25	-0.2	-	0.2	MHz
Load Pulling	VSWR = 2:1 (NOTE: Limits are Based on Characterization)	Full	-0.2	-	0.2	MHz
Load Impedance		Full	-	300	-	Ω
Output VSWR	(NOTE: Limits are Based on Characterization)	Full	-	-	2.2:1	-

Typical Performance Curves




FIGURE 2. TYPICAL VCO SENSITIVITY (FR. OVER VT)




FIGURE 3. TYPICAL EVAL BOARD PHASE NOISE




FIGURE 4. TYPICAL EVAL BOARD OUTPUT POWER vs FREQUENCY




FIGURE 5. TYPICAL EVAL BOARD HARMONIC OUTPUTS





FIGURE 6. TYPICAL EVAL BOARD VSWR

**Quad Flat No-Lead Plastic Package (QFN)
Micro Lead Frame Plastic Package (MLFP)**

**L16.4x4
16 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE
(COMPLIANT TO JEDEC MO-220-VGGC ISSUE C)**



SYMBOL	MILLIMETERS			NOTES
	MIN	NOMINAL	MAX	
A	0.80	0.90	1.00	-
A1	-	-	0.05	-
A2	-	-	1.00	9
A3	0.20 REF			9
b	0.23	0.28	0.38	5, 8
D	4.00 BSC			-
D1	3.75 BSC			9
D2	1.95	2.10	2.25	7, 8
E	4.00 BSC			-
E1	3.75 BSC			9
E2	1.95	2.10	2.25	7, 8
e	0.65 BSC			-
k	0.25	-	-	-
L	0.35	0.60	0.75	8
L1	-	-	0.15	10
N	16			2
Nd	4			3
Ne	4			3
P	-	-	0.60	9
θ	-	-	12	9

Rev. 4 10/02

NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd and Ne refer to the number of terminals on each D and E.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
9. Features and dimensions A2, A3, D1, E1, P & θ are present when Anvil singulation method is used and not present for saw singulation.
10. Depending on the method of lead termination at the edge of the package, a maximum 0.15mm pull back (L1) maybe present. L minus L1 to be equal to or greater than 0.3mm.

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.

Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com