The A2919SB and A2919SLB motor drivers are designed to drive both windings of a bipolar stepper motor or bidirectionally control two dc motors. Both bridges are capable of sustaining 45 V and include internal pulse width modulation (PWM) control of the output current to 750 mA. The outputs have been optimized for a low output-saturation voltage drop (less than 1.8 V total source plus sink at 500 mA).

For PWM current control, the maximum output current is determined by the user's selection of a reference voltage and sensing resistor. Two logic-level inputs select output current limits of 0%, 41%, 67%, or 100% of the maximum level. A PHASE input to each bridge determines load current direction.

The bridges include both ground clamp and flyback diodes for protection against inductive transients. Internally generated delays prevent crossover currents when switching current direction. Special power-up sequencing is not required. Thermal protection circuitry disables the outputs if the chip temperature exceeds safe operating limits.


The A2919SB is supplied in a 24-pin dual in-line plastic batwing package with a copper lead-frame and heat sinkable tabs for improved power dissipation capabilities. The A2919SLB is supplied in a 24-lead surface-mountable SOIC. Their batwing construction provides for maximum package power dissipation in the smallest possible construction. The A2919SB/SLB are available for operation from -40°C to +85°C. To order, change the suffix from 'S-' to 'E-'. These devices are also available on special order for operation to +125°C. For applications not requiring quarter-step operation, but desire lower detent or running current, the similar UDN2916B/EB/LB may be preferred.

## ′ | '

- 750 mA Continuous Output Current
- 45 V Output Sustaining Voltage
- Internal Clamp Diodes

**FEATURES** 

- Internal PWM Current Control
- Low Output Saturation Voltage
- Internal Thermal Shutdown Circuitry
- Half- or Quarter-Step Operation of Bipolar Stepper Motors



# ABSOLUTE MAXIMUM RATINGS

at T<sub>J</sub>≤ 150°C

Motor Supply Voltage, V <sub>BB</sub> 45 V
Output Current, I <sub>OUT</sub>
(Peak, t <sub>w</sub> ≤ 20 μs) <b>±1.0 A</b>
(Continuous) ±750 mA
Logic Supply Voltage, V <sub>CC</sub> 7.0 V
Logic Input Voltage Range,
V <sub>IN</sub> 0.3 V to V <sub>CC</sub> +0.3 V
Output Emitter Voltage, V <sub>E</sub> 1.5 V
Package Power Dissipation,
P <sub>D</sub> See Graph
Operating Temperature Range,
T <sub>A</sub> 20°C to +85°C
Storage Temperature Range,
T <sub>S</sub> 55°C to +150°C

Output current rating may be limited by duty cycle, ambient temperature, and heat sinking. Under any set of conditions, do not exceed the specified peak current rating or a junction temperature of +150°C.




## **Selection Guide**


Part Number	Pb-free¹	R <sub>eja</sub> (°C/W)	R <sub>ejt</sub> (°C/W)	Package Packing		Ambient Temperature (°C)	
A2919SLB-T	Yes	40	6.0	24-Lead SOIC	31 per tube	–20 to 85	
A2919SLBTR-T	Yes	55	6.0	24-Lead SOIC	1000 per reel	–20 to 85	

<sup>1</sup>Pb-based variants are being phased out of the product line. The variants cited in this footnote are in production but have been determined to be LAST TIME BUY. This classification indicates that sale of this device is currently restricted to existing customer applications. The variants should not be purchased for new design applications because obsolescence in the near future is probable. Samples are no longer available. Status change: October 31, 2006. Deadline for receipt of LAST TIME BUY orders: April 27, 2007. These variants include: A2919SB, A2919SLB and A2919SLBTR.



## **A2919SLB**






## **TRUTH TABLE**

PHASE	OUTA	OUT <sub>B</sub>
Н	Н	L
L	L	Н

## PWM CURRENT-CONTROL CIRCUITRY





# ELECTRICAL CHARACTERISTICS at T<sub>A</sub> = +25°C, T<sub>J</sub> $\leq$ 150°C, V<sub>BB</sub> = 45 V, V<sub>CC</sub> = 4.75 V to 5.25 V, V<sub>REF</sub> = 5.0 V (unless otherwise noted).

				Lim	nits	
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Output Drivers (OUT <sub>A</sub> or OUT	в)	•				•
Motor Supply Range	V <sub>BB</sub>	Operating	10	_	45	V
Output Leakage Current	I <sub>CEX</sub>	V <sub>OUT</sub> = V <sub>BB</sub>	_	< 1.0	50	μΑ
		V <sub>OUT</sub> = 0	_	<-1.0	-50	μΑ
Output Sustaining Voltage	V <sub>CE(sus)</sub>	I <sub>OUT</sub> = ±750 mA, L = 3.0 mH	45 + V <sub>F</sub>	_	_	V
Output Saturation Voltage	V <sub>CE(SAT)</sub>	Sink Driver, I <sub>OUT</sub> = +500 mA	_	0.4	0.6	V
		Sink Driver, I <sub>OUT</sub> = +750 mA	_	1.0	1.2	V
		Source Driver, I <sub>OUT</sub> = -500 mA	_	1.0	1.2	V
		Source Driver, I <sub>OUT</sub> = -750 mA	_	1.3	1.5	V
Clamp Diode Leakage Current	I <sub>R</sub>	V <sub>R</sub> = 45 V	_	< 1.0	50	μA
Clamp Diode Forward Voltage	V <sub>F</sub>	I <sub>F</sub> = 750 mA	_	1.6	2.0	V
Driver Supply Current	I <sub>BB(ON)</sub>	Both Bridges ON, No Load	_	20	25	mA
	I <sub>BB(OFF)</sub>	Both Bridges OFF	_	5.0	10	mA
Control Logic	<u> </u>					1
Input Voltage	V <sub>IN(1)</sub>	All inputs	2.4	_	_	V
	V <sub>IN(0)</sub>	All inputs	_	_	0.8	V
Input Current	I <sub>IN(1)</sub>	V <sub>IN</sub> = 2.4 V	_	<1.0	20	μA
		V <sub>IN</sub> = 0.8 V	_	- 3.0	-200	μA
Reference Voltage Range	$V_{REF}$		1.0	_	7.5	V
Current Limit Threshold	V <sub>REF</sub> /V <sub>SENSE</sub>	$I_0 = I_1 = 0.8 \text{ V}, V_{REF} = 1.0 \text{ V to } 7.5 \text{ V}$	9.5	10	10.5	_
(at trip point)		I <sub>0</sub> = 2.4 V, I <sub>1</sub> = 0.8 V,	13.5	15	16.5	-
		V <sub>REF</sub> = 1.5 V to 7.5 V				
		I <sub>0</sub> = 0.8 V, I <sub>1</sub> = 2.4 V,	20.7	24.4	28.0	-
		V <sub>REF</sub> = 1.5 V to 7.5 V				
Thermal Shutdown Temperature	T <sub>J</sub>		_	170	_	°C
Total Logic Supply Current	I <sub>CC(ON)</sub>	I <sub>0</sub> = I <sub>1</sub> = 0.8 V, No Load	_	40	50	mA
	I <sub>CC(OFF)</sub>	I <sub>0</sub> = I <sub>1</sub> = 2.4 V, No Load	_	10	12	mA
Total Reference Current	I <sub>REF1</sub> + I <sub>REF2</sub>	$V_{REF1} = V_{REF2} = 7.5 \text{ V}, I_0 = I_1 = 2.4 \text{ V}$	140	185	250	μA
Fixed Off-Time	t <sub>off</sub>	$R_{T} = 56 \text{ k}\Omega, C_{T} = 820 \text{ pF}$	_	46	_	μs

#### APPLICATIONS INFORMATION

#### **PWM CURRENT CONTROL**

The A2919SB/SLB dual bridges are designed to drive both windings of a bipolar stepper motor. Output current is sensed and controlled independently in each bridge by an external sense resistor ( $R_{\rm S}$ ), internal comparator, and monostable multivibrator.

When the bridge is turned ON, current increases in the motor winding and flows through the external sense resistor until the sense voltage  $(V_S)$  reaches the level set at the comparator's input:


$$I_{TRIP} = V_{REF}/10 R_{S}$$


The comparator then triggers the monostable, which turns OFF the source driver of the bridge. The actual load current peak will be slightly higher than the trip point (especially for low-inductance loads) because of the internal logic and switching delays. This delay  $(t_{\rm d})$  is typically 2  $\mu s.$  After turn-off, the motor current decays, circulating through the ground-clamp diode and sink transistor. The source driver's OFF time (and therefore the magnitude of the current decrease) is determined by the monostable's external RC timing components, where  $t_{\rm off}=R_{\rm T}C_{\rm T}$  within the range of 20  $k\Omega$  to 100  $k\Omega$  and 100 pF to 1000 pF·

The fixed-off time should be short enough to keep the current chopping above the audible range (< 46  $\mu s$ ) and long enough to properly regulate the current. Because only slow-decay current control is available, short off times (< 10  $\mu s$ ) require additional efforts to ensure proper current regulation. Factors that can negatively affect the ability to properly regulate the current when using short off times include: higher motor-supply voltage, light load, and longer than necessary blank time.

When the source driver is re-enabled, the winding current (the sense voltage) is again allowed to rise to the comparator's threshold. This cycle repeats itself, maintaining the average motor winding current at the desired level.

Loads with high distributed capacitances may cause current spikes capable of tripping the comparator, resulting in erroneous current control. An external  $R_{\rm c}C_{\rm c}$  time delay should be used to delay the action of the comparator. Depending on load type, many applications will not require these external components (SENSE connected to E).







#### LOGIC CONTROL OF OUTPUT CURRENT

Two logic level inputs ( $I_0$  and  $I_1$ ) allow digital selection of the motor winding current at 100%, 67%, 41%, or 0% of the maximum level per the table. The 0% output current condition turns OFF all drivers in the bridge and can be used as an OUTPUT ENABLE function.

#### **CURRENT-CONTROL TRUTH TABLE**

I <sub>0</sub>	I <sub>1</sub>	Output Current
L	L	$V_{REF}/10 R_S = 100\% I_{TRIP}$
Н	L	$V_{REF}/15 R_S = 67\% I_{TRIP}$
L	Н	$V_{REF}/24.4 R_S = 41\% I_{TRIP}$
Н	Н	0

These logic level inputs greatly enhance the implementation of  $\mu P$ -controlled drive formats.

During half-step operations,  $I_0$  and  $I_1$  allow the  $\mu P$  to control the motor at a constant torque between all positions in an eight-step sequence. This is accomplished by digitally selecting 100% drive current when only one phase is ON and 67% drive current when two phases are ON. Logic highs on both  $I_0$  and  $I_1$  turn OFF all drivers to allow rapid current decay.

During quarter-step operation,  $I_0$  and  $I_1$  allow the  $\mu P$  to control the motor position in a sixteen-step sequence. This is accomplished by digitally selecting drive current as shown in the table (for one quadrant of operation). Logic highs on both  $I_0$  and  $I_1$  turn OFF all drivers to allow rapid current decay.

The logic control inputs can also be used to select a reduced current level (and reduced power dissipation) for 'hold' conditions and/or increased current (and available torque) for start-up conditions.

#### QUARTER-STEPPING CURRENT CONTROL

Phase 1 Current Level	Phase 2 Current Level
100%	0%
100%	41%
67%	67%
41%	100%
0%	100%

#### **GENERAL**

The PHASE input to each bridge determines the direction motor winding current flows. An internally generated deadtime (approximately 2  $\mu$ s) prevents crossover currents that can occur when switching the PHASE input.


All four drivers in the bridge output can be turned OFF between steps ( $I_0 = I_1 \ge 2.4 \text{ V}$ ) resulting in a fast current decay through the internal output clamp and flyback diodes. The fast current decay is desirable in half-step and high-speed applications. The PHASE,  $I_0$ , and  $I_1$  inputs float high.

Varying the reference voltage ( $V_{\text{REF}}$ ) provides continuous control of the peak load current for micro-stepping applications.


Thermal protection circuitry turns OFF all drivers when the junction temperature reaches +170°C. It is only intended to protect the device from failures due to excessive junction temperature and should not imply that output short circuits are permitted. The output drivers are reenabled when the junction temperature cools to +145°C.

The A2919SB/SLB output drivers are optimized for low output saturation voltages—less than 1.8 V total (source plus sink) at 500 mA. Under normal operating conditions, when combined with the excellent thermal properties of the batwing package design, this allows continuous operation of both bridges simultaneously at 500 mA.

## **TYPICAL APPLICATION**








NOTES: 1. Webbed lead frame. Leads 6, 7, 18, and 19 are internally one piece.


- Lead thickness is measured at seating plane or below.
  Lead spacing tolerance is non-cumulative.
- 4. Exact body and lead configuration at vendor's option within limits shown.

**A2919SLB** 

## Dimensions in Inches (for reference only)



## **Dimensions in Millimeters** (controlling dimensions)



Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

- NOTES: 1. Webbed lead frame. Leads 6, 7, 18, and 19 are internally one piece.
  - 2. Lead spacing tolerance is non-cumulative.
  - 3. Exact body and lead configuration at vendor's option within limits shown.

