

CMOS 12-Bit Successive Approximation ADC

AD7578

FEATURES

12-Bit Successive Approximation ADC
No Missed Codes Over Full Temperature Range
Low Total Unadjusted Error ±1LSB max
High Impedance Analog Input
Autozero Cycle for Low Offset Voltage
Low Power, 75mW typ
Small Size: 0.3", 24-Pin Package
Conversion Time of 100μs


GENERAL DESCRIPTION

The AD7578 is a medium speed, monolithic 12-bit CMOS A/D converter which uses the successive approximation technique to provide a conversion time of $100\mu s$. An auto-zero cycle occurs at the start of each conversion resulting in very low system offset voltages, typically less than $100\mu V$. The device is designed for easy microprocessor interfacing using standard control signals; \overline{CS} (decoded device address), \overline{RD} (\overline{READ}) and \overline{WR} (\overline{WRITE}).

Conversion results are available in two bytes, 8LSBs and 4MSBs, over an 8-bit three state output bus. Either byte can be read first. Two converter busy flags are available to facilitate polling of the converter's status.

The analog input voltage range is 0V to +5V when using a reference voltage of +5V.

FUNCTIONAL BLOCK DIAGRAM



PRODUCT HIGHLIGHTS

- The AD7578 is a complete 12-bit A/D converter in a 24-pin package requiring only a few passive components and a voltage reference.
- 2. Autozero cycle realizes very low offset voltages, typically $100\mu V$.
- 3. Standard microprocessor control signals to allow easy interfacing to most popular 8- and 16-bit microprocessors.
- 4. Monolithic construction for increased reliability and small 0.3", 24-pin package.

$\textbf{AD7578} \textbf{---SPECIFICATIONS} \begin{subarray}{l} (V_{DD} = +15V, \ V_{CC} = +5V, \ V_{SS} = -5V, \ V_{REF} = +5.0V \ f_{CLK} = 140kHz \ external, \\ all \ specifications \ T_{MIN} \ to \ T_{MAX} \ unless \ otherwise \ noted.) \\ \end{subarray}$

Parameter	K Version ¹	B Version ¹	T Version1	Units	Conditions/Comments
ACCURACY	1				
Resolution	12	12	12	Bits	
Total Unadjusted Error ²	± 1	±1	±1	LSB max	
Differential Nonlinearity	± 1	±1	±1	LSB max	No missing codes guaranteed
Full Scale Error (Gain Error) ³	± 1/4	± 1/4	± 1/4	LSB max	Full Scale TC is typically 1ppm/°C
Offset Error ³	± 1/4	± 1/4	± 1/4	LSB max	Offset Error TC is typically 1ppm/°C
ANALOG INPUT	+	 	<u> </u>		onet zirer i enetypremny ippini e
Analog Input Range	0 to +5	0 to +5	0 to +5	$ _{\mathbf{v}}$	$V_{REF} = +5.0V$
C _{AIN} , Input Capacitance	8	8	8	pF typ	V _{REF} - + 3.0 V
I _{AIN} , Input Leakage Current	°	ľ°	0	prtyp	AIN; 0 to +5V
+ 25°C	10	10	10	nA max	AIN,010 + 3V
T _{min} to T _{max}	100	100	100	nA max	
	100	100	100	IIA IIIax	
REFERENCE INPUT		_	_	1	
V _{REF} (For Specified Performance)	+ 5	+5	+ 5	V	± 5%
V _{REF} Range	+4 to +6	+4 to +6	+4 to +6	V	Degraded transfer accuracy
V _{REF} Input Reference Current	1.0	1.0	1.0	mA max	$V_{REF} = +5.0V$
POWER SUPPLY REJECTION			1	_	
V _{DD} Only	± 1/8	± 1/8	± 1/8	LSB typ	$V_{DD} = +14.25V \text{ to } +15.75V$ $V_{SS} = -5V$
V _{SS} Only	± 1/8	± 1/8	± 1/8	LSB typ	$V_{SS} = -3V$ $V_{SS} = -4.75V \text{ to } -5.25V$
V _{SS} Omy	± 1/6	± 1/6	_ · 1/6	LSB typ	$V_{SS} = -4.75V \text{ to } -3.25V$ $V_{DD} = +15V$
	 				\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
LOGIC INPUTS				ļ	
\overline{RD} (Pin 16), \overline{CS} (Pin 17), \overline{WR} (Pin 18)			ļ		
BYSL (Pin 19)					
VII. Input Low Voltage	+0.8	+0.8	+0.8	V max	$V_{\rm CC} = +5V \pm 5\%$
V _{IH} Input High Voltage	+ 2.4	+ 2.4	+2.4	V min	
I _{IN} Input Current			1		
+ 25°C	± 1	± 1	± l	μA max	$V_{IN} = 0$ to V_{CC}
T_{min} to T_{max}	+ 10	+ 10	+ 10	μA max	
C _{IN} Input Capacitance ³	10	10	10	pF max	
CLK (Pin 21)		İ			
V _{IL} , Input Low Voltage	+ 0.8	+ 0.8	+0.8	V max	$V_{CC} = +5V \pm 5\%$
V _{IH} , Input High Voltage	+ 3.0	+ 3.0	+ 3.0	V min	
I _{IL} , Input Low Current	± 10	± 10	± 10	μA max	
I _{IH} , Input High Current	+1.5	+1.5	+1.5	mA max	
LOGICOUTPUTS					
DB0-DB7 (Pins 8-15), \overline{BUSY} (Pin 20) ⁴			ļ		
VOL, Output Low Voltage	+0.4	+0.4	+0.4	V max	$V_{CC} = +5V \pm 5\%, I_{SINK} = 1.6 \text{mA}^4$
V _{OH} , Output High Voltage	+4.0	+4.0	+4.0	V min	$V_{CC} = +5V \pm 5\%, I_{SOURCE} = 200 \mu A$
Floating State Leakage Current					, seemen
(Pins 8–15)	± 1	± 1	± 1	μA max	$V_{OUT} = 0V \text{ to } V_{CC}$
Floating State Output Capacitance	15	15	15	pF max	
CONVERSION TIME ⁵				-	
With External Clock	100	100	100	μs min	$f_{CLK} = 140kHz$
With Internal Clock, $T_A = +25^{\circ}C$	50/100	50/100	50/100	μs min/max	Using recommended clock components
with internal clock, 1 A = 1 25 C	30/100	30/100	30/100	μοπιπεπιαχ	as shown in Figure 6.
POWER REQUIREMENTS ⁶					
V_{DD}	+ 15	+ 15	+ 15	VNOM	± 5% for specified performance
V_{SS}	-5	-5	-5	VNOM	± 5% for specified performance
V _{CC}	+5	+5	+5	VNOM	± 5% for specified performance
	7.5	7.5	7.5	mA max	Typically 4mA with $V_{DD} = +15V$
Inn				mA max	Typically 3mA with $V_{SS} = -5V$
I _{DD} Iss	7.5	I /.)	1 /.)		
I_{SS}	7.5	7.5 100	7.5		
	7.5 100 1.0	7.5 100 1.0	100 1.0	μA typ mA max	$V_{IN} = V_{IL}$ or V_{IH}

NOTES

¹Temperature Range as follows: K, B Versions, -40°C to +85°C

T Version, -55°C to +125°C

²Includes Full Scale Error, Offset Error and Relative Accuracy.

 $^{^3}$ Guarante<u>ed by design</u>, not production tested.

⁴I_{SINK} for BUSY (pin 20) is 1.0 milliamp.

⁵Conversion Time includes autozero cycle time.

⁶Power supply current is measured when AD7578 is inactive i.e., $\overline{WR} = \overline{RD} = \overline{CS} = \overline{BUSY} = \text{Logic HIGH}$.

Specifications subject to change without notice.

TIMING SPECIFICATIONS 1 $(v_{\text{dd}}=+15\text{V},\,v_{\text{cc}}=+5\text{V},\,v_{\text{ss}}=-5\text{V},\,v_{\text{REF}}=+5\text{V})$

Parameter	Limit at +25°C (All Grades)	Limit at T _{min} , T _{max} (K & B Grades)	Limit at T _{min} , T _{max} (T Grade)	Units	Conditions/Comments
t ₁	0	0	0	ns min	CS to WR Setup Time
$t_2(INT)^2$	200	240	280	ns min	WR Pulse Width (Internal Clock Operation)
$t_2(EXT)^2$	10	10	10	μs min	WR Pulse Width (External Clock Operation)
t ₃	0	0	0	ns min	CS to WR Hold Time
t ₄	130	160	200	ns typ	
	200	250	300	ns max	WR to BUSY Propagation Delay
t ₅	0	0	0	ns min	BUSY to CS Setup Time
t ₆	0	0	0	ns min	CS to RD Setup Time
t ₇	200	240	280	ns min	RD Pulse Width
t ₈	0	0	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{RD}}$ Hold Time
t ₉	50	50	50	ns min	BYSL to \overline{RD} Setup Time
t ₁₀	0	0	0	ns min	BYSL to RD Hold Time
t_{11}^{3}	150	180	200	ns typ	
	200	240	280	ns max	RD to Valid Data (Bus Access Time)
t ₁₂ 4	20	20	20	ns min	RD to Three State Output
	130	150	150	ns max	(Bus Relinquish Time)

NOTES

Specifications subject to change without notice.






Figure 1. Start Cycle Timing



NOTES
THE TWO BYTE CONVERSION RESULT CAN BE READ IN EITHER ORDER. FIGURE IS FOR LOW BYTE, HIGH BYTE ORDER
IF BYSL CHANGES WHILE CS & RD ARE LOW THE DATA WILL CHANGE TO REFLECT THE BYSL INPUT

Figure 2. Read Cycle Timing



a. High-Z to V_{OH}

b. High-Z to VOL

DBN 10pF

DBN 10pl

a. V_{OH} to High-Z

b. V_{OL} to High-Z

Figure 3. Load Circuits for Access Time Test (t₁₁)

Figure 4. Load Circuits for Output Float Delay Test (t12)

¹Timing Specifications are guaranteed by design, not production tested. All input control signals are specified with $t_r = t_f = 20 \text{ns} (10\% \text{ to } 90\% \text{ of } + 5\text{V})$ and timed from a voltage level of + 1.6V. Data is timed from V_{OH}, V_{OL} .

²When using an external clock source the \overline{WR} pulse width must be extended to provide the minimum auto-zero cycle time of 10 μ s. See "External Clock Operation".

 $^{^{3}}$ t₁₁ is measured with the load circuits of Figure 3 and defined as the time required for an output to cross 0.8V or 2.4V.

 $^{^4}$ t₁₂ is defined as the time required for the data lines to change 0.5V when loaded with the circuits of Figure 4.

AD7578

ABSOLUTE MAXIMUM RATINGS*

 $(T_A = +25^{\circ}C \text{ unless otherwise stated})$

(1 _A = 125 Cumess otherwise stated)
V_{DD} to DGND0.3V, +17V
V_{SS} to DGND +0.3V, -7V
AGND to DGND $-0.3V$, $V_{REF} + 0.3V$
V_{CC} to DGND0.3V, V_{DD} +0.3V
V_{REF} to AGND0.3V, V_{DD} +0.3V
AIN to AGND $\dots \dots
Digital Input Voltage to DGND
(Pins 16-19, 21) $-0.3V$, $V_{DD} + 0.3V$
Digital Output Voltage to DGND
(Pins 8-15, 20) $-0.3V$, $V_{DD} + 0.3V$
Operating Temperature Range
Commercial (K Version) -40° C to $+85^{\circ}$ C
Industrial (B Version) -40° C to $+85^{\circ}$ C
Extended (T Version) -55° C to $+125^{\circ}$ C

Storage Temperature65°C to +150°C
Junction Temperature + 150°C
DIP Package, Power Dissipation 875mW
θ_{JA} Thermal Impedance 105°C/W
Lead Temperature, Soldering (10secs) + 260°C
Cerdip Package, Power Dissipation 1000mW
θ_{JA} Thermal Impedance 67°C/W
Lead Temperature, Soldering (10secs) + 300°C

^{*}Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CAUTION _

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V, which readily accumulate on the human body and on test equipment, can discharge without detection. Although these devices feature proprietary ESD protection circuitry, permanent damage may still occur on these devices if they are subjected to high energy electrostatic discharges. Therefore, proper precautions are recommended to avoid any performance degradation or loss of functionality.




ORDERING GUIDE

Model ¹	Temperature Range	Total Unadjusted Error T _{MIN} -T _{MAX}	Package Option ²
AD7578KN	-40°C to +85°C	±1LSB	N-24
AD7578BQ	-40°C to $+85^{\circ}\text{C}$	± 1LSB	Q-24
AD7578TQ	$-55^{\circ}\text{C to} + 125^{\circ}\text{C}$	± 1LSB	Q-24

NOTES

DIP PIN CONFIGURATION



NC = NO CONNECT

¹To order MIL-STD-883 Class B processed parts, add /883B to part number. Contact local sales office for military data sheet.

 $^{^{2}}N = Plastic DIP; Q = Cerdip.$

PIN FUNCTION DESCRIPTION

PIN	MNEMONIC	DESCRIPTION
1	CAZ	Autozero Capacitor Input. Connect other side of capacitor to AGND.
2	AIN	Analog Input
3	N/C	No Connect pin
4	V_{REF}	Voltage reference input. The AD7578 is specified with $V_{REF} = +5.0V$.
5	AGND	Analog Ground
6	DGND	Digital Ground
7	V_{CC}	Logic Supply. For $V_{CC} = +5V$ digital inputs and outputs are TTL compatible.
8-15		Three state data outputs. They become active when \overline{CS} & \overline{RD} are brought low. Individual pin function is dependent upon the Byte Select (BYSL) input.

DATA BUS OUTPUT, $\overline{CS} \& \overline{RD} = LOW$

	BYSL = HIGH	BYSL = LOW
Pin 8	BUSY ¹	DB7
Pin 9	LOW ²	DB6
Pin 10	LOW ²	DB5
Pin 11	LOW ²	DB4
Pin 12	DB11 (MSB)	DB3
Pin 13	DB10	DB2
Pin 14	DB9	DB1
Pin 15	DB8	DB0(LSB)

¹BUSY (Pin 8) is a converter status flag and is HIGH during a conversion.

²Pins 9-11 output a logic LOW when BYSL is HIGH.

DB11-DB0 are the 12-bit conversion results, DB11 is the MSB.

16	RD	READ input. This active LOW signal, in combination with $\overline{\text{CS}}$, is used to enable the output data three-state drivers.
17	CS	CHIP SELECT Input. Decoded device address, active LOW. Used in combination with either \overline{RD} or \overline{WR} for control.
18	WR	WRITE Input. This active LOW signal, in combination with \overline{CS} , is used to start a new conversion. When the AD7578 internal clock is used, the minimum \overline{WR} pulse width is t2 (INT). When an external clock source is used, the minimum \overline{WR} pulse width must be extended to include the autozero cycle time. For external clock operation, the minimum \overline{WR} pulse width is t2 (EXT).
19	BYSL	BYTE SELECT. This control input determines whether the high or low byte of data is placed on the output data bus during a data READ operation (\overline{CS} & \overline{RD} LOW). See description of pins 8-15.
20	BUSY	\overline{BUSY} indicates converter status. \overline{BUSY} is LOW during conversion, otherwise \overline{BUSY} is held at a logic HIGH.
21	CLK	CLOCK Input for internal/external clock operation.
		Internal: Connect R_{CLK} and C_{CLK1}/C_{CLK2} timing components. See Figure 6 and Figure 7. External: Connect external 74HC compatible clock source as shown in Figure 8.
22	N/C	No connect pin.
23	\mathbf{v}_{ss}	Negative supply, $-5V$.
24	V_{DD}	Positive supply, + 15V.

AD7578

Operating Information

OPERATIONAL DIAGRAM

An operational diagram for the AD7578 is shown in Figure 5. The only passive components required are the autozero capacitor C_{AZ} and timing components R_{CLK} , C_{CLK1} & C_{CLK2} for the internal clock oscillator. If the AD7578 is to be used with an external clock source, then only C_{AZ} is required. Individual pin functions are described in detail on the previous page.




Figure 5. AD7578 Operational Diagram

INTERNAL CLOCK OPERATION

The clock circuitry for internal clock operation is shown in Figure 6 and the AD7578 operating waveforms are shown in Figure 7.





Figure 6. Circuitry Required for Internal Clock Operation



*t₂(INT) IS THE MINIMUM WRITE PULSE WIDTH WHEN USING INTERNAL CLOCK. SEE TIMING SPECIFICATIONS.

Figure 7. Operating Waveforms - Internal Clock

Between conversions ($\overline{BUSY} = HIGH$) the AD7578 is in the autozero cycle. When \overline{WR} goes LOW (with \overline{CS} LOW) to start a

new conversion, the autozero capacitor C_{AZ} charges to AIN – V_{OS} where V_{OS} is the input offset voltage of the autozero comparator.

A minimum time of 10 µs is required for this autozero cycle. In applications using the internal clock oscillator, it is not necessary for WR to remain LOW for this period of time since it is automatically provided by the AD7578. This is achieved by switching a constant current load across the clock capacitors, C_{CLK1} and C_{CLK2}, causing the voltage at the CLK input pin to slowly decay from V_{CC} . This occurs after \overline{WR} returns HIGH. The Schmitt trigger circuit monitoring the voltage on the CLK input ends the autozero cycle when its LOW input trigger level is reached. At this point, the constant current load across the clock capacitors is removed allowing them to charge towards V_{CC} via R_{CLK}. When the voltage at the CLK input reaches the HIGH trigger level, the constant current load is replaced across C_{CLK1} and C_{CLK2}. The MSB decision is made when the LOW trigger level is reached. This cycle repeats itself 12 times to provide 12 clock pulses for the conversion cycle. The circuit arrangement of Figure 6 provides the relatively slow autozero cycle time at the beginning of a conversion while allowing the clock oscillator to speed up once the autozero cycle is complete.

EXTERNAL CLOCK OPERATION

For external clock operation R_{CLK} , C_{CLK1} and C_{CLK2} are discarded and the CLK input is driven from a 74HC compatible clock source. The mark/space ratio of the external clock can vary from 40/60 to 60/40. The AD7578 \overline{WR} pulse width must now be extended to provide the minimum autozero cycle time of $10\mu s$ since this is no longer provided automatically by the AD7578. Referring to the operating waveforms of Figure 9, the minimum \overline{WR} pulse width when using an external clock source is t_2 (EXT). The \overline{CS} input must now remain valid for the extended \overline{WR} pulse width. One approach to stretching the available μP signals is shown in the general 8-bit μP interface circuit of Figure 20. It is not necessary to synchronize the external clock source with the extended \overline{WR} pulse width, the MSB decision being made on the second falling edge of the clock input after the \overline{WR} input returns HIGH.





Figure 8. External Clock Operation



 $^{\bullet}t_{3}(EXT)$ is the minimum write pulse width when using external clock. See timing specifications.

Figure 9. Operating Waveforms – External Clock

REV. B

READING DATA

The 12-bit conversion data plus a converter status flag are available over an 8-bit wide data bus. Data is transferred from the AD7578 in right-justified format (i.e., the LSB is the most right-hand bit in a 16-bit word). Two READ operations are required, the Byte Select (BYSL) input determining which byte-8 least significant bits or 4 most significant bits plus status flag-is to be read first.

Since the AD7578 uses the successive approximation register (SAR) to hold conversion results (refer to Functional Diagram), it is necessary to wait until a conversion is finished before reading valid 12-bit data. Executing a READ instruction (HIGH or LOW byte) to the AD7578 while a conversion is in progress will place the existing contents of the SAR onto the data bus. Three different approaches can ensure valid 12-bit data is available for reading.

- Insert a software delay greater than the ADC conversion time between the conversion start instruction and the data read instructions.
- 2. At user-defined intervals after a conversion start instruction, poll the internal converter status flag, BUSY. This signal is available on pin 8 during a HIGH byte READ instruction and is the most left-hand bit in a 16-bit right-justified word. The status bit can be shifted into a microprocessor's accumulator-carry position for testing (BUSY is HIGH during conversion).
- 3. Use the externally available BUSY (pin 20) signal as an interrupt to the microprocessor. This signal is LOW during a conversion and returns HIGH at conversion end.

Executing a WRITE instruction to the AD7578 while a conversion is in progress will restart the conversion.

COMPONENT SELECTION

- Autozero Capacitor, C_{AZ}
 The autozero capacitor must be a low leakage, low dielectric absorption type such as polystyrene, polypropylene or teflon.
 To minimize noise connect the outside foil of C_{AZ} to AGND (pin 5), the analog system ground. C_{AZ} should be 2,200pF.
- 2. Clock Oscillator Components, R_{CLK}, C_{CLK1} and C_{CLK2} Clock pulses are generated by the action of series connected capacitors, C_{CLK1} and C_{CLK2} charging through an external resistor R_{CLK} and discharging through an internal switch. Nominal conversion time versus temperature for the recommended R_{CLK} and C_{CLK1}/C_{CLK2} combination is shown in Figure 10. Due to process variations, the actual operating frequency for this R_{CLK} and C_{CLK1}/C_{CLK2} combination can vary from device to device by up to 20%. For this reason, Analog Devices recommends using an external clock in the following situations:
 - a. Applications requiring a conversion time which is within 20% of 100μs, the maximum conversion time for specified accuracy (a 140kHz clock frequency gives a 100μs conversion time).
 - b. Applications which cannot accommodate conversion time differences which may occur due to unit clock frequency variations or temperature variations.

It is possible to replace the fixed $R_{\rm CLK}$ resistor with a 50k potentiometer in series with a fixed $22k\Omega$ resistor to allow individual adjustment of internal clock frequency. Reducing the value of $R_{\rm CLK}$ from 56k to 47k decreases the conversion time by typically $12\mu s$.




Figure 10. Typical Conversion Time vs. Temperature Using Internal Clock

AD7578

APPLYING THE AD7578

The high input impedance of the analog input, AIN, allows simple analog interfacing. Zero to +5V signal sources can be connected directly to the analog input without additional buffering for source impedances up to $5k\Omega$ (see Figure 11). The input/output transfer characteristic and transition points for this input signal range are shown in Figure 12 and Table I respectively. The designed transition points on the AD7578 transfer characteristic occur on integer multiples of 1LSB. The output code is Natural Binary with 1LSB = (F.S.) (1/4096) = (5/4096)V = 1.22mV.




Figure 11. Unipolar 0 to +5V Operation




Figure 12. Ideal Input/Output Transfer Characteristic for Unipolar Circuit of Figure 11

Table I. Transition Points for Unipolar 0 to +5V Operation

Digital Output
000 001
000 010
7 011 111
100 000
100 001
7 111 110
111 111

Signal ranges other than 0 to +5V are easily accommodated by using resistor divider networks to produce 0 to +5V signal ranges at the AD7578 input pins. Figure 13 shows a divider network to allow an input signal range of 0 to +10V. The input resistors must be selected to match within 0.01% and should be the same type and from the same manufacturer so that their temperature coefficients match. Note that since the source impedance has not been included in the resistor divider ratio, it must now be as low as possible. For Figure 13 with a source impedance of 0.5Ω the maximum error across the network is approximately 0.5LSB. The LSB size is (F.S.)(1/4096) = (10/4096)V = 2.44mV.




Figure 13. Unipolar 0 to +10V Operation

Bipolar signal ranges of -5V to +5V are accommodated by referencing the resistor divider network to $V_{\rm REF}$ as shown in Figure 14. With the resistor values shown, the signal source must be capable of sinking 0.5mA. The input/output transfer characteristic and transition points for this $\pm 5V$ signal range are shown in Figure 15 and Table II respectively. The output code is Offset Binary with an LSB size of (F.S.)(1/4096) = (10/4096)V = 2.44mV.

With an analog input (V_S) of -1.22mV, the input offset voltage of A1 should be adjusted until the ADC output flickers between 0111 1111 1111 and 1000 0000 0000. Alternatively the -1/2LSB signal offset can be included in the signal conditioning electronics.




Figure 14. Bipolar -5V to +5V Operation




Figure 15. Ideal Input/Output Transfer Characteristic for Bipolar Circuit of Figure 14

Table II. Transition Points for Bipolar - 5V to +5V Operation

Analog Input, Volts	Digital Output
-4.99878	000 001
-4. 99 634	↓ 000 010
-0.00122	T 100 000
+0.00122	100 001
+ 4.99389	7 111 110
+4.99634	111 111

-8-