

# 16-Bit, 195 kSPS CMOS, $\Sigma$ - $\Delta$ ADC

**AD7722** 

FEATURES
16-Bit Σ-Δ ADC
64× Oversampling Ratio
Up to 220 kSPS Output Word Rate
Low-Pass, Linear Phase Digital Filter
Inherently Monotonic
On-Chip 2.5 V Voltage Reference
Single-Supply 5 V
High Speed Parallel or Serial Interface


#### GENERAL DESCRIPTION

The AD7722 is a complete low power, 16-bit,  $\Sigma$ - $\Delta$  ADC. The part operates from a 5 V supply and accepts a differential input voltage range of 0 V to +2.5 V or  $\pm 1.25$  V centered around a common-mode bias. The AD7722 provides 16-bit performance for input bandwidths up to 90.625 kHz. The part provides data at an output word rate of 195.3 kHz.

The analog input is continuously sampled by an analog modulator, eliminating the need for external sample-and-hold circuitry. The modulator output is processed by two finite impulse response (FIR) digital filters in series. The on-chip filtering reduces the external antialias requirements to first order, in most cases. The group delay for the filter is 215.5  $\mu$ s, while the settling time for a step input is 431  $\mu$ s. The sample rate, filter corner frequency, and output word rate are set by an external clock that is nominally 12.5 MHz.

Use of a single bit DAC in the modulator guarantees excellent linearity and dc accuracy. Endpoint accuracy is ensured on-chip by calibration. This calibration procedure minimizes the zero-scale and full-scale errors.

## FUNCTIONAL BLOCK DIAGRAM



Conversion data is provided at the output register through a flexible serial port or a parallel port. This offers 3-wire, high speed interfacing to digital signal processors. The serial interface operates in an internal clocking (master) mode, whereby an internal serial data clock and framing pulse are device outputs. Additionally, two AD7722s can be configured with the serial data outputs connected together. Each converter alternately transmits its conversion data on a shared serial data line.

The part provides an accurate on-chip 2.5 V reference. A reference input/output function is provided to allow either the internal reference or an external system reference to be used as the reference source for the part.

The AD7722 is available in a 44-lead MQFP package and is specified over the industrial temperature range of -40°C to +85°C.

REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

# 

		A Version			
Parameter	Test Conditions/Comments	Min	Typ	Max	Unit
DYNAMIC SPECIFICATIONS <sup>2</sup> Bipolar Mode, $\overline{\text{UNI}} = V_{\text{INH}}$ Signal-to-(Noise + Distortion) <sup>3</sup>	$V_{\rm CM}$ = 2.5 V, $V_{\rm IN}(+)$ = $V_{\rm IN}(-)$ =1.25 V p-p, or $V_{\rm IN}(-)$ = 1.25 V, $V_{\rm IN}(+)$ = 0 V to 2.5 V Input Bandwidth 0 kHz-90.625 kHz	86/84.5	90		dB
Total Harmonic Distortion <sup>3</sup>	Input Bandwidth 0 kHz-100 kHz, f <sub>CLKIN</sub> = 14 MHz Input Bandwidth 0 kHz-90.625 kHz Input Bandwidth 0 kHz-100 kHz, f <sub>CLKIN</sub> = 14 MHz	84.5/83		-90/-88 -88/-86	dB dB dB
Spurious-Free Dynamic Range	Input Bandwidth 0 kHz-90.625 kHz Input Bandwidth 0 kHz-100 kHz, f <sub>CLKIN</sub> = 14 MHz			-90 -88	dB dB
Unipolar Mode, UNI = V <sub>INL</sub> Signal-to-(Noise + Distortion) <sup>3</sup> Total Harmonic Distortion <sup>3</sup> Spurious-Free Dynamic Range	$V_{\rm IN}(-)=0$ V, $V_{\rm IN}(+)=0$ V to 2.5 V Input Bandwidth 0 kHz-90.625 kHz Input Bandwidth 0 kHz-97.65 kHz Input Bandwidth 0 kHz-97.65 kHz	84.5/83	88	-89/-87 -90	dB dB dB
Intermodulation Distortion AC CMRR	$V_{IN}(+) = V_{IN}(-) = 2.5 \text{ V p-p}$		-93		dB
Digital Filter Response	$V_{CM} = 1.25 \text{ V to } 3.75 \text{ V}, 20 \text{ kHz}$		96	10.005	dB
Pass-Band Ripple Cutoff Frequency Stop-Band Attenuation	0 kHz to 90.625 kHz 104.6875 kHz to 12.395 MHz	96.92	90	±0.005	dB kHz dB
	104.0073 KHZ to 12.373 WHZ		70		ub
ANALOG INPUTS Full-Scale Input Span Bipolar Mode Unipolar Mode Absolute Input Voltage Input Sampling Capacitance Input Sampling Rate Differential Input Impedance	$\begin{array}{c} V_{\rm IN}(+) - V_{\rm IN}(-) \\ \hline \overline{UNI} = V_{\rm INH} \\ \hline \overline{UNI} = V_{\rm INL} \\ V_{\rm IN}(+) \text{ and } V_{\rm IN}(-) \\ \\ \end{array}$ Guaranteed by Design	-V <sub>REF2</sub> /2 0 0	$2 \\ 2 \times f_{\text{CLKIN}} \\ 1/(4 \times 10^9) f_{\text{CLKIN}}$	$^{+V_{REF2}\!/2}_{V_{REF2}}$ $^{V_{REF2}\!/2}_{AV_{DD}}$	V V V pF Hz kΩ
CLOCK CLKIN Mark Space Ratio		45	V / CLICITY	55	%
REFERENCE REF1 Output Voltage REF1 Output Voltage Drift REF1 Output Impedance Reference Buffer		2.32	2.47 60 3	2.62	V ppm/°C kΩ
Offset Voltage Using Internal Reference	Offset between REF1 and REF2			±12	mV
REF2 Output Voltage REF2 Output Voltage Drift Using External Reference		2.32	2.47 60	2.62	V ppm/°C
REF2 Input Impedance External Reference Voltage Range	REF1 = AGND Applied to REF1 or REF2	2.32	$1/(16 \times 10^{-9}) f_{CLKIN}$ 2.5	2.62	kΩ V
STATIC PERFORMANCE Resolution Differential Nonlinearity Integral Nonlinearity	Guaranteed Monotonic	16	±0.5 ±2	±1	Bits LSB LSB
After Calibration Offset Error <sup>4</sup> Gain Error <sup>4, 5</sup> Without Calibration				±3 ±0.6	mV % FSR
Without Calibration Offset Error Gain Error <sup>5</sup> Offset Error Drift	DEE2 to an Ideal Reference DEE1 = ACMD		±6 ±0.6 ±1		mV % FSR LSB/°C
Gain Error Drift	REF2 Is an Ideal Reference, REF1 = AGND Unipolar Mode Bipolar Mode		±1 ±0.5		LSB/°C

-2- REV. B

			A Version	
Parameter	Test Conditions/Comments	Min Ty	yp Max	Unit
LOGIC INPUTS (Excluding CLKIN)		2.0		V
$V_{INH}$ , Input High Voltage $V_{INL}$ , Input Low Voltage		2.0	0.8	V
CLOCK INPUT (CLKIN)				
$V_{INH}$ , Input High Voltage $V_{INL}$ , Input Low Voltage		4.0	0.4	V
ALL LOGIC INPUTS				
$I_{IN}$ , Input Current $C_{IN}$ , Input Capacitance	$V_{IN} = 0 \text{ V to } DV_{DD}$		±10 10	μA pF
LOGIC OUTPUTS				
V <sub>OH</sub> , Output High Voltage	I <sub>OUT</sub>   = 200 μA	4.0		V
V <sub>OL</sub> , Output Low Voltage	$ I_{OUT}  = 1.6 \text{ mA}$		0.4	V
POWER SUPPLIES				
$AV_{DD}$ , $AV_{DD1}$		4.75	5.25	V
$\mathrm{DV}_{\mathrm{DD}}$		4.75	5.25	V
$I_{\mathrm{DD}}$	Total from $AV_{DD}$ and $DV_{DD}$		75	mA
Power Consumption			375	mW

## NOTES

Specifications subject to change without notice.

REV. B -3-

NOTES

Operating temperature range is  $-40^{\circ}$ C to  $+85^{\circ}$ C (A Version).

Measurement Bandwidth =  $0.5 \times f_{S}$ ; Input Level = -0.05 dB.  $T_{A} = 25^{\circ}$ C to  $85^{\circ}$ C/ $T_{A} = T_{MIN}$  to  $T_{MAX}$ .

Applies after calibration at temperature of interest.

Gain error excludes reference error. The ADC gain is calibrated w.r.t. the voltage on the REF2 pin.

## ABSOLUTE MAXIMUM RATINGS1

 $(T_A = 25^{\circ}C, \text{ unless otherwise noted.})$ 

$DV_{DD}$ to $DGND$ 0.3 V to +7 V
$AV_{DD}$ , $AV_{DD1}$ to $AGND$ 0.3 V to +7 V
$AV_{DD}$ , $AV_{DD1}$ to $DVDD$
AGND, AGND1 to DGND0.3 V to +0.3 V
Digital Inputs to DGND $-0.3 \text{ V}$ to DV <sub>DD</sub> + 0.3 V
Digital Outputs to DGND $-0.3 \text{ V}$ to $DV_{DD}$ + $0.3 \text{ V}$
$V_{IN}(+)$ , $V_{IN}(-)$ to AGND0.3 V to AV <sub>DD</sub> + 0.3 V
REF1 to AGND $-0.3 \text{ V}$ to $AV_{DD} + 0.3 \text{ V}$
REF2 to AGND $\dots -0.3 \text{ V}$ to AV <sub>DD</sub> + 0.3 V
DGND, AGND1, AGND2
Input current to any pin except the supplies $^2 \dots \pm 10 \text{ mA}$
Operating Temperature Range40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature
$\theta_{IA}$ Thermal Impedance
$\theta_{IC}$ Thermal Impedance
Lead Temperature, Soldering
Vapor Phase (60 sec)
Infrared (15 sec)
NOTIFIC

#### NOTES

## **ORDERING GUIDE**

Model	Temperature		Package Option
AD7722AS EVAL-AD7722CB		44-Lead MQFP Evaluation Board	




Figure 1. Load Circuit for Timing Specifications

## CAUTION\_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7722 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



–4– REV. B

<sup>&</sup>lt;sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. <sup>2</sup>Transient currents up to 100 mA will not cause SCR latch-up.

# 

Parameter	Symbol	Min	Typ	Max	Unit
CLKIN Frequency	$f_{CLK}$	0.3	12.5	15	MHz
CLKIN Period ( $t_{CLK} = 1/f_{CLK}$ )	t <sub>1</sub>	0.067	0.08	3.33	μs
CLKIN Low Pulse Width	$t_2$	$0.45 \times t_1$		$0.55 \times t_1$	'
CLKIN High Pulse Width	t <sub>3</sub>	$0.45 \times t_1$		$0.55 \times t_1$	
CLKIN Rise Time	t <sub>4</sub>	5		-	ns
CLKIN Fall Time	t <sub>5</sub>	5			ns
FSI Low Time	t <sub>6</sub>	2			t <sub>CLK</sub>
FSI Setup Time	t <sub>7</sub>	20			ns
FSI Hold Time	t <sub>8</sub>	20			ns
CLKIN to SCO Delay	t <sub>9</sub>		40		ns
SCO Period <sup>1</sup>	t <sub>10</sub>	2			t <sub>CLK</sub>
SCO Transition to FSO High Delay	t <sub>11</sub>		4	10	ns
SCO Transition to FSO Low Delay	t <sub>12</sub>		$\overline{4}$	10	ns
SCO Transition to SDO Valid Delay	t <sub>13</sub>		3	8	ns
SCO Transition from FSI <sup>2</sup>	t <sub>14</sub>		3	2.5	t <sub>CLK</sub>
SDO Enable Delay Time	t <sub>15</sub>		30	45	ns
SDO Disable Delay Time	t <sub>16</sub>		10	30	ns
DRDY High Time	t <sub>17</sub>	2			t <sub>CLK</sub>
Conversion Time <sup>1</sup>	t <sub>18</sub>	64			t <sub>CLK</sub>
DRDY to CS Setup Time	t <sub>19</sub>	0			ns
CS to RD Setup Time	t <sub>20</sub>	0			ns
RD Pulse Width	t <sub>21</sub>	t <sub>CLK</sub> + 20			ns
Data Access Time after $\overline{\text{RD}}$ Falling Edge <sup>3</sup>	t <sub>22</sub>	CLK		$t_{CLK} + 40$	ns
Bus Relinquish Time after RD Rising Edge	t <sub>23</sub>			t <sub>CLK</sub> + 40	ns
CS to RD Hold Time	t <sub>24</sub>	0		-CLK - 1	ns
RD to DRDY High Time	t <sub>25</sub>		1		t <sub>CLK</sub>
SYNC/RESET Input Pulse Width		10			ns
DVAL Low Delay from SYNC/RESET	t <sub>26</sub>	10		40	ns
SYNC/RESET Low Time after CLKIN Rising	t <sub>27</sub>	10			
DRDY High Delay after SYNC/RESET Low	t <sub>28</sub>	10		t <sub>CLK</sub> – 10 50	ns
	t <sub>29</sub>				ns
DRDY Low Delay after SYNC/RESET Low <sup>1</sup>	t <sub>30</sub>			(8192 + 64)	t <sub>CLK</sub>
DVAL High Delay after SYNC/RESET Low <sup>1</sup>	t <sub>31</sub>			8192	t <sub>CLK</sub>
CAL Setup Time	t <sub>34</sub>	10			ns
CAL Pulse Width	t <sub>35</sub>	1		2	$t_{CLK}$
Calibration Delay from CAL High	t <sub>36</sub>			64	$t_{CLK}$
Unipolar Input Calibration Time, $(\overline{\text{UNI}} = 0)^{1, 4}$	t <sub>37</sub>			$(3 \times 8192 + 2 \times 512)$	t <sub>CLK</sub>
Bipolar Input Calibration Time, $(\overline{UNI} = 1)^{1,4}$	t <sub>37</sub>			$(4 \times 8192 + 3 \times 512)$	t <sub>CLK</sub>
Conversion Results Valid, $(\overline{UNI} = 0)^1$	t <sub>38</sub>			$(3 \times 8192 + 2 \times 512 + 64)$	t <sub>CLK</sub>
Conversion Results Valid, $(\overline{UNI} = 1)^1$	t <sub>38</sub>			$(4 \times 8192 + 3 \times 512 + 64)$	$t_{CLK}$

## NOTES

REV. B -5-

<sup>&</sup>lt;sup>1</sup>Guaranteed by design.

 $<sup>^2</sup>Frame\ sync$  is initiated on falling edge of CLKIN.  $^3With\ \overline{RD}$  synchronous to CLKIN,  $t_{22}$  can be reduced up to 1  $t_{CLK}$  .

<sup>&</sup>lt;sup>4</sup>See Figure 8.

Specifications subject to change without notice.




Figure 2a. Generalized Serial Mode Timing (FSI = Logic Low or High, TSI = DOE)




Figure 2b. Generalized Serial Mode Timing (FSI = Logic Low or High, TSI = DOE)




Figure 3. Serial Mode Timing for Clock Input, Frame Sync Input, and Serial Clock Output




Figure 4. Serial Mode Timing for Frame Sync Input, Frame Sync Output, Serial Clock Output, and Serial Data Output (CFMT = Logic Low, TSI = DOE)

-6- REV. B




Figure 5. Serial Mode Timing for Data Output Enable and Serial Data Output (TSI = Logic Low)




Figure 6. Parallel Mode Read Timing




Figure 7. SYNC and RESET Timing, Serial and Parallel Mode




Figure 8. Calibration Timing, Serial and Parallel Mode


REV. B -7-

## PIN FUNCTION DESCRIPTIONS

Mnemonic	Pin No.	Description
$\overline{\text{AV}_{\text{DD1}}}$	14	Clock Logic Power Supply Voltage for the Analog Modulator, 5 V ± 5%.
AGND1	10	Clock Logic Ground Reference for the Analog Modulator.
$AV_{DD}$	20, 23	Analog Power Supply Voltage, 5 V ± 5%.
AGND	9, 13, 15, 19, 21, 25, 26	Ground Reference for Analog Circuitry.
$\mathrm{DV}_{\mathrm{DD}}$	39	Digital Power Supply Voltage, 5 V ± 5%.
DGND	6, 28	Ground Reference for Digital Circuitry.
REF1	22	Reference Input/Output. REF1 connects through 3 k $\Omega$ to the output of the internal 2.5 V reference and to the input of a buffer amplifier that drives the $\Sigma$ - $\Delta$ modulator. This pin can also be overdriven with an external reference 2.5 V.
REF2	24	Reference Input/Output. REF2 connects to the output of an internal buffer amplifier used to drive the $\Sigma$ - $\Delta$ modulator. When REF2 is used as an input, REF1 must be connected to AGND.
$V_{IN}(+)$	18	Positive Terminal of the Differential Analog Input.
$V_{IN}(-)$	16	Negative Terminal of the Differential Analog Input.
ŪNĪ	7	Analog Input Range Select Input. UNI selects the analog input range for either bipolar or unipolar operation. A logic low input selects unipolar operation. A logic high input selects bipolar operation.
CLKIN	11	Clock Input. Master clock signal for the device. The CLKIN pin interfaces the AD7722 internal oscillator circuit to an external crystal or an external clock. A parallel resonant, fundamental-frequency, microprocessor-grade crystal and a 1 M $\Omega$ resistor should be connected between the CLKIN and XTAL pins with two capacitors connected from each pin to ground. Alternatively, the CLKIN pin can be driven with an external CMOS compatible clock. The AD7722 is specified with a clock input frequency of 12.5 MHz.
XTAL	12	Oscillator Output. The XTAL pin connects the internal oscillator output to an external crystal. If an external clock is used, XTAL should be left unconnected.
$P/\overline{S}$	8	Parallel/Serial Interface Select Input. A logic high configures the output data interface for parallel mode operation. The serial mode operation is selected with the $P/\overline{S}$ set to a logic low.
CAL	27	Calibration Logic Input. A logic high input for a duration of one CLKIN cycle initiates a calibration sequence for the device gain and offset error.
RESET	17	Reset Logic Input. RESET is used to clear the offset and gain calibration registers. RESET is an asynchronous input. RESET allows the user to set the AD7722 to an uncalibrated state if the device had been previously calibrated. A rising edge also resets the AD7722 $\Sigma$ - $\Delta$ modulator by shorting the integrator capacitors in the modulator. In addition, RESET functions identically to the SYNC pin described below. When operating with more than one AD7722, a RESET/SYNC should be issued following power up to ensure the devices are synchronized. Ensure that the supplies are settled before applying the RESET/SYNC pulse.
CS	29	Chip select is a level sensitive logic input. $\overline{CS}$ enables the output data register for parallel mode read operation. The $\overline{CS}$ logic level is sensed on the rising edge of CLKIN. The output data bus is enabled when the rising edge of CLKIN senses a logic low level on $\overline{CS}$ if $\overline{RD}$ is also low. When $\overline{CS}$ is sensed high, the output data bits DB15–DB0 will be high impedance. In serial mode, tie $\overline{CS}$ to a logic low.
SYNC	30	Synchronization Logic Input. SYNC is an asynchronous input. When using more than one AD7722 operated from a common master clock, SYNC allows each ADC's $\Sigma$ - $\Delta$ modulator to simultaneously sample its analog input and update its output data register. A rising edge resets the AD7722 digital filter sequencer counter to zero. After a SYNC, conversion data is not valid until after the digital filter settles (see Figure 7). DVAL goes low in the serial mode. When the rising edge of CLKIN senses a logic low on SYNC (or RESET), the reset state is released; in parallel mode, $\overline{DRDY}$ goes high. After the reset state is released, DVAL returns high after 8192 CLKIN cycles ( $128 \times 64/f_{\text{CLKIN}}$ ); in parallel mode, $\overline{DRDY}$ returns low after one additional convolution cycle of the digital filter (64 CLKIN periods), when valid data is ready to be read from the output data register. When operating with more than one AD7722, a RESET/SYNC should be issued following power up to ensure the devices are synchronized. Ensure that the supplies are settled before applying the RESET/SYNC pulse.

–8– REV. B

## PIN CONFIGURATION 44-Lead MQFP (S-44B)



## PARALLEL MODE PIN FUNCTION DESCRIPTIONS

Mnemonic	Pin No.	Description
DVAL/RD	5	Read input is a level sensitive logic input. The $\overline{RD}$ logic level is sensed on the rising edge of CLKIN. This digital input can be used in conjunction with $\overline{CS}$ to read data from the device. The output data bus is enabled when the rising edge of CLKIN senses a logic low level on $\overline{RD}$ if $\overline{CS}$ is also low. When $\overline{RD}$ is sensed high, the output data bits DB15–DB0 will be high impedance.
CFMT/DRDY	4	Data Ready Logic Output. A falling edge indicates a new output word is available to be read from the output data register. $\overline{DRDY}$ will return high upon completion of a read operation. If a read operation does not occur between output updates, $\overline{DRDY}$ will pulse high for two CLKIN cycles before the next output update. $\overline{DRDY}$ also indicates when conversion results are available after a SYNC or RESET sequence and when completing a self-calibration.
DGND/DB15	31	Data Output Bit (MSB).
DGND/DB14	32	Data Output Bit.
DGND/DB13	33	Data Output Bit.
DGND/DB12	34	Data Output Bit.
DGND/DB11	35	Data Output Bit.
DGND/DB10	36	Data Output Bit.
FSO/DB9	37	Data Output Bit.
SDO/DB8	38	Data Output Bit.
SCO/DB7	40	Data Output Bit.
FSI/DB6	41	Data Output Bit.
SFMT/DB5	42	Data Output Bit.
DOE/DB4	43	Data Output Bit.
TSI/DB3	44	Data Output Bit.
DGND/DB2	1	Data Output Bit.
DGND/DB1	2	Data Output Bit.
DGND/DB0	3	Data Output Bit (LSB).

REV. B -9-

## SERIAL MODE PIN FUNCTION DESCRIPTIONS

Mnemonic	Pin No.	Description
DVAL/RD	5	Data Valid Logic Output. A logic high on DVAL indicates that the conversion result in the output data register is an accurate digital representation of the analog voltage at the input to the $\Sigma$ - $\Delta$ modulator. The DVAL pin is set low for 8,192 CLKIN cycles if the analog input is overranged and after initiating CAL, SYNC, or RESET.
CFMT/DRDY	4	Serial Clock Format Logic Input. The clock format pin selects whether the serial data, SDO, is valid on the rising or falling edge of the serial clock, SCO. When CFMT is logic low, SDO is valid on the falling edge of SCO if SFMT is low; SDO is valid on the rising edge of SCO if SFMT is high. When CFMT is logic high, SDO is valid on the rising edge of SCO if SFMT is low; SDO is valid on the falling edge of SCO if SFMT is high.
TSI/DB3	44	Time Slot Logic Input. The logic level on TSI sets the active state of the DOE pin. With TSI set logic high, DOE will enable the SDO output buffer when it is a logic high, and vice versa. TSI is used when two AD7722s are connected to the same serial data bus. When using a single ADC, connect TSI to DGND.
DOE/DB4	43	Data Output Enable Logic Input. The DOE pin controls the three-state output buffer of the SDO pin. The active state of DOE is determined by the logic level on the TSI pin. When the DOE logic level equals the level on the TSI pin, the serial data output, SDO, is active. Otherwise, SDO will be high impedance. SDO can be three-state after a serial data transmission by connecting DOE to FSO. This input is useful when two AD7722s are connected to the same serial data bus. When using a single ADC, to ensure SDO is active, connect DOE to DGND so that it equals the logic level of TSI.
SFMT/DB5	42	Serial Data Format Logic Input. The logic level on the SFMT pin selects the format of the FSO signal. A logic low makes the FSO output a pulse one SCO cycle wide occurring every 32 SCO cycles. With SFMT set to a logic high, the FSO signal is a frame pulse that is active low for the duration of the 16 data bit transmission.
FSI/DB6	41	Frame Synchronization Logic Input. The FSI input is used to synchronize the AD7722 serial output data register to an external source. When the falling edge of CLKIN detects a low-to-high transition, the AD7722 interrupts the current data transmission, reloads the output serial shift register, resets SCO, and transmits the conversion result. Synchronization starts immediately, and the next 127 conversions are invalid. In serial mode, DVAL remains high. FSI inputs applied synchronous to the output data rate do not alter the serial data transmission. If FSI is tied to either a logic high or low, the AD7722 will generate FSO outputs controlled by the logic level on SFMT.
SCO/DB7	40	Serial Data Clock Output. The serial clock output is synchronous to the CLKIN signal and has a frequency one-half the CLKIN frequency. A data transmission frame is 32 SCO cycles long.
SDO/DB8	38	Serial Data Output. The serial data is shifted out MSB first, synchronous with the SCO. A serial data transmission lasts 32 SCO cycles. After the LSB is output, trailing zeros are output for the remaining 16 SCO cycles.
FSO/DB9	37	Frame Sync Output. This output indicates the beginning of a word transmission on the SDO pin. Depending on the logic level of the SFMT pin, the FSO signal is either a positive pulse approximately one SCO period wide or a frame pulse, which is active low for the duration of the 16 data bit transmission (see Figure 4).
DGND/DB0	3	In serial mode, these pins should be tied to DGND.
DGND/DB1	2	
DGND/DB2	1	
DGND/DB10	36	
DGND/DB11	35	
DGND/DB12	34	
DGND/DB13	33	
DGND/DB14	32	
DGND/DB15	31	

-10- REV. B

## **TERMINOLOGY**

## Signal-to-Noise Plus Distortion Ratio (S/(N+D))

S/(N+D) is the measured signal-to-noise plus distortion ratio at the output of the ADC. The signal is the rms magnitude of the fundamental. Noise plus distortion is the rms sum of all nonfundamental signals and harmonics to half the sampling rate ( $f_{\rm CLKIN}/128$ ), excluding dc. The ADC is evaluated by applying a low noise, low distortion sine wave signal to the input pins. By generating a fast Fourier transform (FFT) plot, the S/(N+D) data can then be obtained from the output spectrum.

## **Total Harmonic Distortion (THD)**

THD is the ratio of the rms sum of the harmonics to the rms value of the fundamental. THD is defined as

$$THD = 20 \log \left( \frac{SQRT(V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2)}{V_1} \right)$$

where  $V_1$  is the rms amplitude of the fundamental, and  $V_2$ ,  $V_3$ ,  $V_4$ ,  $V_5$ , and  $V_6$  are the rms amplitudes of the second through sixth harmonics. The THD is also derived from the FFT plot of the ADC output spectrum.

## Spurious-Free Dynamic Range (SFDR)

Defined as the difference in dB between the peak spurious or harmonic component in the ADC output spectrum (up to  $f_{CLKIN}/128$  and excluding dc) and the rms value of the fundamental. Normally, the value of this specification will be determined by the largest harmonic in the output spectrum of the FFT. For input signals whose second harmonics occur in the stop-band region of the digital filter, a spur in the noise floor limits the SFDR.

## **Intermodulation Distortion**

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of mfa  $\pm$  nfb, where m, n = 0, 1, 2, 3, and so on. Intermodulation distortion terms are those for which neither m nor n is equal to zero. For example, the second order terms include (fa + fb) and (fa – fb), while the third order terms include (2fa + fb), (2fa – fb), (fa + 2fb) and (fa – 2fb).

Testing is performed using the CCIF standard, where two input frequencies near the top end of the input bandwidth are used. In this case, the second order terms are usually distanced in frequency from the original sine waves, while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification, where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamental, expressed in dB.

#### Pass-Band Ripple

The frequency response variation of the AD7722 in the defined pass-band frequency range.

## **Pass-Band Frequency**

The frequency up to which the frequency response variation is within the pass-band ripple specification.

#### **Cutoff Frequency**

The frequency below which the AD7722's frequency response will not have more than 3 dB of attenuation.

#### **Stop-Band Frequency**

The frequency above which the AD7722's frequency response will be within its stop-band attenuation.

## **Stop-Band Attenuation**

The AD7722's frequency response will not have less than 90 dB of attenuation in the stated frequency band.

#### **Integral Nonlinearity**

This is the maximum deviation of any code from a straight line passing through the endpoints of the transfer function. The endpoints of the transfer function are minus full scale, a point 0.5 LSB below the first code transition (100...00 to 100...01 in bipolar mode, 000...00 to 000...01 in unipolar mode) and plus full scale, a point 0.5 LSB above the last code transition (011...10 to 011...11 in bipolar mode, 111...10 to 111...11 in unipolar mode). The error is expressed in LSB.

## **Differential Nonlinearity**

This is the difference between the measured and the ideal 1 LSB change between two adjacent codes in the ADC.

## Common-Mode Rejection Ratio

The ability of a device to reject the effect of a voltage applied to both input terminals simultaneously—often through variation of a ground level—is specified as a common-mode rejection ratio. CMRR is the ratio of gain for the differential signal to the gain for the common-mode signal.

## Unipolar Offset Error

Unipolar offset error is the deviation of the first code transition  $(00\ldots000\ to\ 00\ldots001)$  from the ideal differential voltage  $(V_{IN}(+)-V_{IN}(-)+0.5\ LSB)$  when operating in the unipolar mode.

## **Bipolar Offset Error**

This is the deviation of the midscale transition code (111 . . . 11 to 000 . . . 00) from the ideal differential voltage ( $V_{IN}(+) - V_{IN}(-) - 0.5$  LSB) when operating in the bipolar mode.


#### Gain Error

The first code transition should occur at an analog value 1/2 LSB above – full scale. The last transition should occur for an analog value 1 1/2 LSB below the nominal full scale. Gain error is the deviation of the actual difference between first and last code transitions and the ideal difference between first and last code transitions.


REV. B -11-

# **AD7722—Typical Performance Characteristics**


 $(AV_{DD} = DV_{DD} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}; \text{ CLKIN} = 12.5 \text{ MHz}, \text{AIN} = 20 \text{ kHz}, \text{ Bipolar Mode}; V_{IN}(+) = 0 \text{ V to } 2.5 \text{ V}, V_{IN}(-) = 1.25 \text{ V}, \text{ unless otherwise noted.})$ 




TPC 1. S/(N+D) and SFDR vs. Analog Input Level




TPC 2. S/(N+D) vs. Output Sample Rate




TPC 3. SNR, THD, and SFDR vs. Input Frequency




TPC 4. SNR, THD, and SFDR vs. Input Frequency




TPC 5. S/(N+D) vs. Output Sample Rate




TPC 6. SNR vs. Temperature



TPC 7. THD vs. Temperature




TPC 8. Histogram of Output Codes with DC Input




TPC 9. Differential Nonlinearity


-12- REV. B




TPC 10. Integral Nonlinearity Error




TPC 11. 16K Point FFT




TPC 12. 16K Point FFT



TPC 13. Power Consumption vs. CLKIN Frequency



TPC 14. 16K Point FFT



TPC 15. 16K Point FFT

REV. B –13–

## CIRCUIT DESCRIPTION

The AD7722 ADC employs a  $\Sigma\text{-}\Delta$  conversion technique that converts the analog input into a digital pulse train. The analog input is continuously sampled by a switched capacitor modulator at twice the rate of the clock input frequency,  $2\times f_{CLKIN}.$  The digital data that represents the analog input is in the ones density of the bit stream at the output of the  $\Sigma\text{-}\Delta$  modulator. The modulator outputs a bit stream at a data rate equal to  $f_{CLKIN}.$ 

Due to the high oversampling rate, which spreads the quantization noise from 0 to  $f_{CLKIN}/2$ , the noise energy contained in the band of interest is reduced (Figure 9a). To reduce the quantization noise further, a high order modulator is employed to shape the noise spectrum so that most of the noise energy is shifted out of the band of interest (Figure 9b).

The digital filter that follows the modulator provides three main functions. The filter performs sophisticated averaging on the 1-bit samples from the output of the modulator, while removing the large out of band quantization noise (Figure 9c). Lastly, the digital filter reduces the data rate from  $f_{\rm CLKIN}$  at the input of the filter to  $f_{\rm CLKIN}/64$  at the output of the filter. The AD7722 output data rate,  $f_{\rm S}$ , is a little over twice the signal bandwidth, which guarantees that there is no loss of data in the signal band.

Digital filtering has certain advantages over analog filtering. First, since digital filtering occurs after the A/D conversion, it can remove noise injected during the conversion process. Analog filtering cannot remove noise injected during conversion. Second, the digital filter combines low pass-band ripple with a steep roll-off while also maintaining a linear phase response.




Figure 9.  $\Sigma$ - $\Delta$  ADC

The AD7722 employs two finite impulse response (FIR) filters in series. The first filter is a 384-tap filter that samples the output of the modulator at  $f_{\rm CLKIN}$ . The second filter is a 151-tap half-band filter that samples the output of the first filter at  $f_{\rm CLKIN}/32$  and decimates by 2. The implementation of this filter architecture results in a filter with a group delay of 42 conversions (84 conversions for settling to a full-scale step).

The digital filter provides 6 dB of attenuation at a frequency ( $f_{\rm CLKIN}/128$ ) one-half its output rate. With a clock frequency of 12.5 MHz, the digital filter has a pass-band frequency of 90.625 kHz, a cutoff frequency is 96.92 kHz, and a stop-band frequency of 104.6875 kHz.

Due to the sampling nature of the digital filter, the filter does not provide any rejection at integer multiples of its input sampling frequency. The filter response in Figure 10a shows the unattenuated frequency bands occurring at  $n \times f_{CLKIN}$  where n = 1, 2, 3, ...At these frequencies, there are frequency bands  $\pm f_{3 dR}$  wide  $(f_{3 dB})$  is the -3 dB bandwidth of the digital filter) on either side of  $n \times f_{CLKIN}$  where noise passes unattenuated to the output. Out-of-band signals coincident with any of the filter images are aliased into the pass band. However, due to the AD7722's high oversampling ratio, these bands occupy only a small fraction of the spectrum, and most broadband noise is filtered. This means that the antialias filtering requirements in front of the AD7722 are considerably reduced versus a conventional converter with no on-chip filtering. Figure 10b shows the frequency response of an antialias filter. With a -3 dB corner frequency set at f<sub>CLKIN</sub>/64, a single-pole filter will provide 36 dB of attenuation at f<sub>CLKIN</sub>.

Depending on the application, however, it may be necessary to provide additional antialias filtering prior to the AD7722 to eliminate unwanted signals from the frequency bands the digital filter passes. It may also be necessary in some applications to provide analog filtering in front of the AD7722 to ensure that differential noise signals outside the band of interest do not saturate the analog modulator.




Figure 10a. Digital Filter Frequency Response




Figure 10b. Frequency Response of Antialias Filter

–14– REV. B

## **APPLYING THE AD7722**

#### **Analog Input Range**

The AD7722 uses differential inputs to provide common-mode noise rejection (i.e., the converted result will correspond to the differential voltage between the two inputs). The absolute voltage on both inputs must lie between AGND and  $AV_{DD}$ .

In unipolar mode, the full-scale analog input range  $(V_{IN}(+)-V_{IN}(-))$  is 0 V to  $V_{REF2}$ . The output code is straight binary in the unipolar mode with 1 LSB = 38  $\mu$ V. The ideal transfer function is shown in Figure 11.

In bipolar mode, the full-scale input range is  $\pm V_{REF2}/2$ . The bipolar mode allows complementary input signals. As another example, in bipolar mode,  $V_{IN}(-)$  can be connected to a dc bias voltage to allow a single-ended input on  $V_{IN}(+)$  equal to  $V_{BIAS}$   $\pm V_{REF2}/2$ . In bipolar mode, the output code is twos complement with 1 LSB = 38  $\mu V$ . The ideal transfer function is shown in Figure 12.




Figure 11. Unipolar Mode Transfer Function




Figure 12. Bipolar Mode Transfer Function

## **Differential Inputs**

The analog input to the modulator is a switched capacitor design. The analog signal is converted into charge by highly linear sampling capacitors. A simplified equivalent circuit diagram of the analog input is shown in Figure 13. A signal source driving the analog input must be able to provide the charge onto the sampling capacitors every half CLKIN cycle and settle to the required accuracy within the next half cycle.




Figure 13. Analog Input Equivalent Circuit

Since the AD7722 samples the differential voltage across its analog inputs, low noise performance is attained with an input circuit that provides low common-mode noise at each input. The amplifiers used to drive the analog inputs play a critical role in attaining the high performance available from the AD7722.

When a capacitive load is switched onto the output of an op amp, the amplitude will momentarily drop. The op amp will try to correct the situation and, in the process, will hit its slew rate limit. This nonlinear response, which can cause excessive ringing, can lead to distortion. To remedy the situation, a low-pass RC filter can be connected between the amplifier and the input to the AD7722 as shown in Figure 14. The external capacitor at each input aids in supplying the current spikes created during the sampling process. The resistor in this diagram, as well as creating the pole for the antialiasing, isolates the op amp from the transient nature of the load.




Figure 14. Simple RC Antialiasing Circuit

The differential input impedance of the AD7722 switched capacitor input varies as a function of the CLKIN frequency, given by the equation

$$Z_{IN} = \frac{10^9}{4 \times f_{CLKIN}} \ k\Omega$$

REV. B –15–

Even though the voltage on the input sampling capacitors may not have enough time to settle to the accuracy indicated by the resolution of the AD7722, as long as the sampling capacitor charging follows the exponential curve of RC circuits, only the gain accuracy suffers if the input capacitor is switched away too early.

An alternative circuit configuration for driving the differential inputs to the AD7722 is shown in Figure 15.




Figure 15. Differential Input with Antialiasing

A capacitor between the two input pins sources or sinks charge to allow most of the charge that is needed by one input to be effectively supplied by the other input. This minimizes undesirable charge transfer from the analog inputs to and from ground. The series resistor isolates the operational amplifier from the current spikes created during the sampling process and provides a pole for antialiasing. The -3 dB cutoff frequency ( $f_{3 \text{ dB}}$ ) of the antialias filter is given by Equation 1, and the attenuation of the filter is given by Equation 2.

$$f_{3 dB} = \frac{1}{6 \pi RC} \tag{1}$$

Attenuation = 20 
$$log \left( 1 / \sqrt{1 + \left( \frac{f}{f_{3 dB}} \right)^2} \right)$$
 (2)

The choice of the filter cutoff frequency will depend on the amount of roll-off that is acceptable in the pass band of the digital filter and the required attenuation at the first image frequency. For example, when operating the AD7722 with a 12.5 MHz clock, with the typical values of R and C of 100  $\Omega$  and 2.7 nF shown in Figure 15, the –3 dB cutoff frequency ( $f_{3\text{ dB}}$ ) creates less than 1 dB of in-band (90.625 kHz) roll-off and provides about 36 dB attenuation at the first image frequency.

The capacitors used for the input antialiasing circuit must have low dielectric absorption to avoid distortion. Film capacitors such as polypropylene, polystyrene, or polycarbonate are suitable. If ceramic capacitors are used, they must have NP0 dielectric.

## Applying the Reference

The reference circuitry used in the AD7722 includes an on-chip 2.5 V band gap reference and a reference buffer circuit. The block diagram of the reference circuit is shown in Figure 16. The internal reference voltage is connected to REF1 through a  $3~k\Omega$  resistor and is internally buffered to drive the analog modulator's switched cap DAC (REF2). When using the internal reference, connect 100 nF between REF1 and AGND. If the internal reference is

required to bias external circuits, use an external precision op amp to buffer REF1.




Figure 16. Reference Circuit Block Diagram

The AD7722 can operate with its internal reference, or an external reference can be applied in two ways. An external reference can be connected to REF1, overdriving the internal reference. However, there will be an error introduced due to the offset of the internal buffer amplifier. For the lowest system gain errors when using an external reference, REF1 is grounded (disabling the internal buffer) and the external reference is connected to REF2.

In all cases, since the REF2 voltage connects to the analog modulator, a 100 nF capacitor must connect directly from REF2 to AGND. The external capacitor provides the charge required for the dynamic load presented at the REF2 pin (Figure 17).




Figure 17. REF2 Equivalent Input Circuit

The AD780 is ideal to use as an external reference with the AD7722. Figure 18 shows a suggested connection diagram.




Figure 18. External Reference Circuit Connection

–16– REV. B

## **Input Circuits**

Figures 19 and 20 show two simple circuits for bipolar mode operation. Both circuits accept a single-ended bipolar signal source and create the necessary differential signals at the input to the ADC.

The circuit in Figure 19 creates a 0 V to 2.5 V signal at the  $V_{\rm IN}(+)$  pin to form a differential signal around an initial bias of 1.25 V. For single-ended applications, best THD performance is obtained with  $V_{\rm IN}(-)$  set to 1.25 V rather than 2.5 V. The input to the AD7722 can also be driven differentially with a complementary input, as shown in Figure 20.

In this case, the input common-mode voltage is set to 2.5 V. The 2.5 V p-p full-scale differential input is obtained with a 1.25 V p-p signal at each input in antiphase. This configuration minimizes the required output swing from the amplifier circuit and is useful for single-supply applications.




Figure 19. Single-Ended Analog Input Circuit for Bipolar Mode Operation




Figure 20. Single-Ended-to-Differential Analog Input Circuit for Bipolar Mode Operation

The 1 nF capacitors at each ADC input store charge to aid the amplifier settling as the input is continuously sampled. A resistor in series with the drive amplifier output and the 1 nF input capacitor may also be used to create an antialias filter.

#### **Clock Generation**

The AD7722 contains an oscillator circuit to allow a crystal or an external clock signal to generate the master clock for the ADC. The connection diagram for use with the crystal is shown in Figure 21. Consult the crystal manufacturer's recommendation for the load capacitors.




Figure 21. Crystal Oscillator Connection

An external clock must be free of ringing and have a minimum rise time of 5 ns. Degradation in performance can result as high edge rates increase coupling that can generate noise in the sampling process. The connection diagram for an external clock source (Figure 22) shows a series damping resistor connected between the clock output and the clock input to the AD7722. The optimum resistor will depend on the board layout and the impedance of the trace connecting to the clock input.




Figure 22. External Clock Oscillator Connection

A low phase noise clock should be used to generate the ADC sampling clock because sampling clock jitter effectively modulates the input signal and raises the noise floor. The sampling clock generator should be isolated from noisy digital circuits, grounded, and heavily decoupled to the analog ground plane.

The sampling clock generator should be referenced to the analog ground plane in a split-ground system. However, this is not always possible because of system constraints. In many cases, the sampling clock must be derived from a higher frequency multipurpose system clock that is generated on the digital ground plane. If the clock signal is passed between its origin on a digital ground plane to the AD7722 on the analog ground plane, the ground noise between the two planes adds directly to the clock and will produce excess jitter. The jitter can cause degradation in the signal-to-noise ratio and can also produce unwanted harmonics.

This can be remedied somewhat by transmitting the sampling clock signal as a differential one, using either a small RF transformer or a high speed differential driver and receiver, such as the PECL. In either case, the original master system clock should be generated from a low phase noise crystal oscillator.

REV. B –17–

## Varying the Master Clock

Although the AD7722 is specified with a master clock of 12.5 MHz, the AD7722 operates with clock frequencies up to 15 MHz and as low as 300 kHz. The input sample rate, output word rate, and frequency response of the digital filter are directly proportional to the master clock frequency. For example, reducing the clock frequency to 5 MHz leads to an analog input sample rate of 10 MHz, an output word rate of 78.125 kSPS, a pass-band frequency of 36.25 kHz, a cutoff frequency of 38.77 kHz, and a stop-band frequency of 41.875 kHz.

## SYSTEM SYNCHRONIZATION AND CONTROL

The AD7722 digital filter contains a sequencer block that controls the digital interface and all the control logic needed to operate the digital filter. A 14-bit cycle counter keeps track of where the filters are in their overall operating cycle and decodes the digital interface signals to the AD7722. The cycle counter has a number of important transition points. In particular, the bottom six bits control the convolution counter that decimates by 64 to the update rate of the output data register. The counter's top bit is used to provide ample time (8192 CLKIN cycles) to allow the modulator and digital filter to settle as the AD7722 sequences through its autocalibration process. The counter increments on the rising edge of the signal at the CLKIN pin and all of the digital I/O signals are synchronous with this clock. The upper bit of this counter also controls when DVAL or  $\overline{DRDY}$ indicates that valid data is available in the output data register after a SYNC, RESET, CAL, or initial FSI. During normal operation, the delay of 128 conversions (8192 CLKIN cycles) should not be confused with the actual settling time (5376 CLKIN cycles) and group delay (2688 CLKIN cycles) of the digital filter.

## **SYNC Input**

The SYNC input provides a synchronization function for use in parallel or serial mode. SYNC allows the user to start gathering samples of the analog input from a known point in time. This allows a system using multiple AD7722s, operated from a common master clock, to be synchronized so that each ADC updates its output register simultaneously. The SYNC input resets the digital filter without affecting the contents of the calibration registers.

In a system using multiple AD7722s, a common signal to their sync input will synchronize their operation. On the rising edge of SYNC, the digital filter sequencer counter is reset to zero. The filter is held in a reset state until a rising edge on CLKIN senses SYNC low. A SYNC pulse, one CLKIN cycle long, can be applied synchronous to the falling edge of CLKIN. This way, on the next rising edge of CLKIN, SYNC is sensed low, the filter is taken out of its reset state, and multiple parts start to gather input samples.

In serial mode, DVAL remains low for 8192 CLKIN cycles to allow the modulator and digital filter to settle. In parallel mode,  $\overline{DRDY}$  remains high for an additional 64 CLKIN cycles when valid data is loaded into the output register. After a SYNC, conversion data is not valid until the digital filter settles (see Figure 7).

#### DVAL

The DVAL pin, when used in the serial mode, indicates if invalid data may be present at the ADC output. There are four events that can cause DVAL to be deasserted, and they have different implications for how long the results should be considered invalid.

DVAL is set low if there is an overflow condition in the first stage of the digital filter. The overflow can result from an analog input signal nearly twice the allowable maximum input span. When an overflow condition is detected, DVAL is set low for 64 CLKIN cycles (one output period) and the output data is clipped to either positive or negative full scale depending on the sign of the overflow. After the next convolution is completed (64 CLKIN cycles), if the overflow condition does not exist, DVAL goes high to indicate that a valid output is available. Otherwise, DVAL will remain low until the overflow condition is eliminated.

The second stage digital filter can overflow as a result of overflow from the first stage. The overflow condition is detected when the second stage filter calculates a conversion result that exceeds either plus or minus full scale (i.e., below –32,768 or above 32,767 in bipolar mode). When the overflow is detected, DVAL is set low and the output register is updated with either positive or negative full scale, depending on the sign of the overload. After the next convolution is completed, DVAL returns high if the next conversion result is within the full-scale range.

As with all high order  $\Sigma$ - $\Delta$  modulators, large overloads on the analog input can cause the modulator to go unstable. The modulator is designed to be stable with input signals as high as twice full scale within the input bandwidth. Out-of-band signals as high as the full-scale range will not cause instability. When instability is detected by internal circuits, DVAL is set low and the output is clipped to either positive or negative full scale depending on the polarity of the overload. The modulator is reset to a stable state, and the digital filter sequencer counter is reset. DVAL is set low for a minimum of 8192 CLKIN cycles while the modulator settles out, and the digital filter accumulates new samples. DVAL returns high to indicate that valid data is available from the serial output register 8192 CLKIN cycles after the overload condition is removed.

Lastly, DVAL also indicates when valid data is available at the serial interface after initial power-up or upon completion of a CAL, RESET, or SYNC sequence.

#### Reset Input

The AD7722 RESET input controls the digital filter the same as the SYNC input described previously. Additionally, it resets the modulator by shorting its integrator capacitors and clears the on-chip calibration registers so that the conversion results are not corrected for offset or gain error.

## Power-On Reset

A power-on reset function is provided to reset the AD7722 internal logic after initial power-up. On power-up, the offset and gain calibration registers are cleared.

–18– REV. B

## Offset and Gain Calibration

A calibration of offset and gain errors can be performed in both serial and parallel modes by initiating a calibration cycle. During this cycle, offset and gain registers in the filter are loaded with values representing the dc offset of the analog modulator and a modulator gain correction factor. The correction factors are determined by an on-chip microcontroller measuring the conversion results for three different input conditions: minus full scale (–FS), plus full scale (+FS), and midscale. In normal operation, the offset register is subtracted from the digital filter output and the result is multiplied by the gain correction factor to obtain an offset and gain corrected final result.

The calibration cycle is controlled by internal logic, and the user need only initiate the cycle. A calibration is initiated when the rising edge of CLKIN senses a high level on the CAL input. There is an uncertainty of up to 64 CLKIN cycles before the calibration cycle actually begins because the current conversion must complete before calibration commences. The calibration values loaded into the registers only apply for the particular analog input mode (bipolar/unipolar) selected when initiating the calibration cycle. On changing to a different analog input mode, a new calibration must be performed.

During the calibration cycle, in unipolar mode, the offset of the analog modulator is evaluated; the differential inputs to the modulator are shorted internally to AGND. Once calibration begins, DVAL goes low and  $\overline{DRDY}$  goes high, indicating there is invalid data in the output register. After 8192 CLKIN cycles, when the modulator and digital filter settle, the average of eight output results (512 CLKIN cycles) is calculated and stored in the offset register. In unipolar mode, this result also represents minus full scale, required to calculate the gain correction factor. The gain correction factor can then be determined by internally switching the inputs to +FS (V<sub>REF2</sub>). The positive input of the modulator is switched to the reference voltage and the negative input to AGND. Again, when the modulator and digital filter settle, the average of the eight output results is used to calculate the gain correction factor. DVAL goes high whenever a calculation is performed on the average of eight conversion results (512 CLKIN cycles) and then returns low. See Figure 8.

In bipolar mode, an additional measurement is required since zero scale is not the same as –FS. Therefore, calibration in bipolar mode requires an additional (512 + 8192) CLKIN cycles. Zero scale is similarly determined by shorting both analog inputs to AGND. Then the inputs are internally reconfigured to apply +FS and –FS (+ $V_{\rm REF2}/2$  and – $V_{\rm REF2}/2$ ) to determine the gain correction factor.

After the calibration registers have been loaded with new values, the inputs of the modulator are switched back to the input pins. However, correct data is available at the interface only after the modulator and filter have settled to the new input values.

Should the part see a rising edge on the SYNC or RESET pin during a calibration cycle, the calibration cycle is discontinued, and a synchronization operation or reset will be performed.

The calibration registers are static. They need to be updated only if unacceptable drifts in analog offsets or gain are expected. After power-up, a RESET is not mandatory since power-on reset circuitry clears the offset and gain registers. Care must be taken to ensure that the CAL pin is held low during power-up. Before

initiating a calibration routine, ensure that the supplies and reference input have settled, and that the voltage on the analog input pins is between the supply voltages.

## **DATA INTERFACING**

The AD7722 offers a choice of serial or parallel data interface options to meet the requirements of a variety of system configurations. In parallel mode, multiple AD7722s can be easily configured to share a common data bus. Serial mode is ideal when it is required to minimize the number of data interface lines connected to a host processor. In either case, careful attention to the system configuration is required to realize the high dynamic range available with the AD7722. Consult the recommendations in the Power Supply Grounding and Layout section. The following recommendations for parallel interfacing also apply for the system design in serial mode.

#### Parallel Interface

When using the AD7722, place a buffer/latch adjacent to the converter to isolate the converter's data lines from any noise that may be on the data bus. Even though the AD7722 has three-state outputs, use of an isolation latch represents good design practice. This arrangement will inject a small amount of digital noise on the AD7722 ground plane; these currents should be quite small and can be minimized by ensuring that the converter input/output does not drive a large fanout (they normally can't by design). Minimizing the fanout on the AD7722's digital port will also keep the converter logic transitions relatively free from ringing and thereby minimize any potential coupling into the analog port of the converter.

The simplified diagram (Figure 23) shows how the parallel interface of the AD7722 can be configured to interface with the system data bus of a microprocessor or a modern microcontroller, such as the MC68HC16 or 8xC251.




Figure 23. Parallel Interface Connection

With  $\overline{\text{CS}}$  and  $\overline{\text{RD}}$  tied permanently low, the data output bits are always active. When the  $\overline{\text{DRDY}}$  output goes high for two CLKIN cycles, the rising edge of  $\overline{\text{DRDY}}$  is used to latch the conversion data before a new conversion result is loaded into the output data register. The falling edge of  $\overline{\text{DRDY}}$  then sends an appropriate interrupt signal for interface control. Alternatively if buffers are used instead of latches, the falling edge of  $\overline{\text{DRDY}}$  provides the necessary interrupt when a new output word is available from the AD7722.

REV. B –19–

#### **SERIAL INTERFACE**

The AD7722's serial data interface port allows easy interfacing to industry-standard digital signal processors. The AD7722 operates solely in the master mode, providing three serial data output pins for transfer of the conversion results. The serial data clock output (SCO), serial data output (SDO), and frame sync output (FSO) are all synchronous with CLKIN. SCO frequency is always one-half the CLKIN frequency. FSO is continuously output at the conversion rate of the ADC ( $f_{\rm CLKIN}/64$ ). The generalized timing diagrams in Figure 2 show how the AD7722 may be used to transmit its conversion results.

Serial data shifts out of the SDO pin synchronous with SCO. The FSO is used to frame the output data transmission to an external device. An output data transmission is 32 SCO cycles in duration. The serial data shifts out of the SDO pin MSB first, LSB last for a duration of 16 SCO cycles. For the next 16 SCO cycles, SDO outputs zeros.

Two control inputs, SFMT and CFMT, select the format for the serial data transmission. FSO is either a pulse (approximately one SCO cycle in duration) or a square wave with a period of 32 SCO cycles, depending on the state of the SFMT. The logic level applied to SFMT also determines if the serial data is valid on the rising or falling edge of the SCO. The clock format pin, CFMT, simply switches the phase of SCO for the selected FSO format.

With a logic low level on SFMT and CFMT set low (Figure 4), FSO pulses high for one SCO cycle at the beginning of a data transmission frame. When FSO goes low, the MSB is available on the SDO pin after the rising edge of SCO and can be latched on the SCO falling edge.

With a logic high level on SFMT and CFMT set low (Figure 4), the data on the SDO pin is available after the falling edge of SCO and can be latched on the SCO rising edge. FSO goes low at the beginning of a data transmission frame when the MSB is available and returns high after 16 SCO cycles.

The frame sync input (FSI) can be used if the AD7722 conversion process must be synchronized to an external source. FSI is an optional signal; if FSI is grounded or tied high frame syncs are internally generated. Frame sync allows the conversion data presented to the serial interface to be a filtered and decimated result derived from a known point in time. FSI can be applied once after power-up, or it can be a periodic signal, synchronous to CLKIN, occurring every 64 CLKIN cycles. When FSI is applied for the first time, or if a low-to-high transition is detected that is not synchronized to the output word rate, the next 127 conversions should be considered invalid while the digital filter accumulates new samples. Figure 4 shows how the frame sync signal resets the serial output interface and how the AD7722 will begin to output its serial data transmission frame. A common frame sync signal can be applied to two or more AD7722s to synchronize them to a common master clock.

## 2-Channel Multiplexed Operation

Three additional serial interface control pins (DOE, TSI, and CFMT) are provided. The connection diagram in Figure 24 shows how they are used to allow the serial data outputs of two AD7722s to easily share one serial data line. Since a serial data transmission frame lasts 32 SCO cycles, two AD7722s can share a single data line by alternating transmission of their 16-bit output data onto one SDO pin.




Figure 24. Connection for 2-Channel Multiplexed Operation

The data output enable pin (DOE) controls SDO's output buffer. When the logic level on DOE matches the state of the TSI pin, the SDO output buffer drives the serial dataline; otherwise, the output of the buffer goes high impedance. The serial format pin (SFMT) is set high to choose the frame sync output format. The clock format pin (CFMT) is set high so that serial data is made available on SDO after the rising edge of SCO and can be latched on the SCO falling edge.

The master device is selected by setting TSI to a logic low and connecting its FSO to DOE. The slave device is selected with its TSI pin tied high, and both its FSI and DOE are controlled from the master's FSO. Since the FSO of the master controls the DOE input of both the master and slave, one ADC's SDO is active while the other is high impedance (Figure 25). When the master transmits its conversion result during the first 16 SCO cycles of a data transmission frame, the low level on DOE sets the slave's SDO high impedance. Once the master completes transmitting its conversion data, its FSO goes high and triggers the slave's FSI to begin its data transmission frame.

Following power up of the two devices, once the supplies have settled, a synchronous RESET/SYNC pulse should be issued to both ADCs to ensure synchronization. After a RESET/SYNC has been issued, FSI can be applied to the master ADC to allow continuous synchronization between the processor and the ADCs. For continuous synchronization, FSI should not be applied within four CLKIN cycles before an FSO (master) edge. See Figure 25.

## **Serial Interfacing to DSPs**

In serial mode, the AD7722 can be interfaced directly to several industry-standard DSPs. In all cases, the AD7722 operates as the master with the DSP operating as the slave. The AD7722 outputs its own serial clock (SCO) to transmit the digital word on the SDO pin to a DSP. The DSP's serial interface is synchronized to the data transmission provided by the FSO signal.

Since the serial data clock from the AD7722 is always one-half the CLKIN frequency, DSPs that can accept relatively high serial clock frequencies are required. The ADSP-21xx family of DSPs can operate with a maximum serial clock of 13.824 MHz; the DSP56002 allows a maximum serial clock of 13.3 MHz; the TMS320C5x-57 accepts a maximum serial clock of 10.989 MHz.

–20– REV. B




Figure 25. Timing for 2-Channel Multiplexed Operation

To interface the AD7722 to other DSPs, the master clock frequency of the AD7722 can be reduced so that the SCO frequency equals the maximum allowable frequency of the serial clock input to the DSP. When the AD7722 is operated with a lower CLKIN frequency (< 10 MHz), DSPs, such as the TMS320C20/C25 and DSP56000/1, can be used.

Figures 26 to 28 show the interfaces between the AD7722 and several DSPs. In all cases, the interface control pins, TSI, DOE, SFMT, CFMT, SYNC, and FSI, can be permanently hardwired together to either DGND or DV $_{\rm DD}$ . Alternatively, SFMT or CFMT can be tied either high or low to configure the serial data interface for the particular format required by the DSP. The frame synchronization signal, FSI, can be applied from the user's system control logic.




Figure 26. AD7722 to ADSP-21xx Interface




Figure 27. AD7722 to DSP56000 Interface




Figure 28. AD7722 to TMS320C20/TMS320C25/ TMS320C50 Interface

## **Grounding and Layout**

The analog and digital power supplies to the AD7722 are independent and separately pinned out to minimize coupling between analog and digital sections within the device. The AD7722 should be treated as an analog component and grounded and decoupled to the analog ground plane. All the AD7722 ground pins should be soldered directly to a ground plane to minimize series inductance. All converter power pins should be decoupled to the analog ground plane. To achieve the best decoupling, place surfacemount capacitors as close as possible to the device, ideally right up against the device pins.

The printed circuit board that houses the AD7722 should use separate ground planes for the analog and digital interface circuitry. All converter power pins should be decoupled to the analog ground plane, and all interface logic circuit power pins should be decoupled to the digital ground plane. This facilitates the use of ground planes, which can physically separate sensitive analog components from the noisy digital system. Digital and analog ground planes should only be joined in one place and should not overlap to minimize capacitive coupling between them.

Separate power supplies for  $AV_{DD}$  and  $DV_{DD}$  are also highly desirable. The digital supply pin  $DV_{DD}$  should be powered from a separate analog supply, but if necessary  $DV_{DD}$  may share its power connection to  $AV_{DD}$  (see the connection diagram in Figure 29). The 10  $\Omega$  resistor, in series with the  $DV_{DD}$  pin, is required to dampen the effects of the fast switching currents into the digital section of the AD7722. The ferrite is also recommended to filter high frequency signals from corrupting the analog power supply.

A minimum etch technique is generally best for ground planes because it gives the best shielding. Noise can be minimized by paying attention to the system layout and preventing different signals from interfering with each other. High level analog signals should be separated from low level analog signals, and both should be kept away from digital signals. In waveform sampling and reconstruction systems, the sampling clock (CLKIN) is as vulnerable to noise as any analog signal. CLKIN should be isolated from

the analog and digital systems. Fast switching signals like clocks should be shielded with their associated ground to avoid radiating noise to other sections of the board, and clock signals should never be routed near the analog inputs.

Avoid running digital lines under the device as these will couple noise onto the die. The analog ground plane should be allowed to run under the AD7722 to shield it from noise coupling. The power supply lines to the AD7722 should use as large a trace as possible (preferably a plane) to provide a low impedance path and reduce the effects of glitches on the power supply line. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This will reduce the effects of feedthrough through the board.





Figure 29. Power Supply Decoupling

–22– REV. B

## **OUTLINE DIMENSIONS**

# 44-Lead Metric Quad Flat Package [MQFP] (S-44B)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-022-AA-1

REV. B –23–

# **Revision History**

Location	Page
10/03—Data Sheet changed from REV. A to REV. B.	
Change to ORDERING GUIDE	
Replaced Figures 7 and 8	
Changes to PIN FUNCTION DESCRIPTIONS	
Text added to 2-Channel Multiplexed Operation section	
Replaced Figure 25	
Changes to text in 2-Channel Multiplexed Operation section	
Changes to Figure 29	
Change to OUTLINE DIMENSIONS	
5/03—Data Sheet changed from REV. 0 to REV. A.	
Figures and TPCs Renumbered	UNIVERSAL
Changes to SPECIFICATIONS	
Changes to ABSOLUTE MAXIMUM RATINGS	
Changes to ORDERING GUIDE	
Changes to PIN FUNCTION DESCRIPTIONS	
Changes to PARALLEL MODE PIN FUNCTION DESCRIPTIONS	9
Changes to SERIAL MODE PIN FUNCTION DESCRIPTIONS	
Changes to Differential Inputs sections	
Changes to OUTLINE DIMENSIONS	