

Low Cost, High Speed Rail-to-Rail Amplifiers

AD8051/AD8052/AD8054

FEATURES

Low Cost Single (AD8051), Dual (AD8052), and Quad (AD8054)

Voltage Feedback Architecture

Fully Specified at +3 V, +5 V, and ± 5 V Supplies

Single-Supply Operation

Output Swings to Within 25 mV of Either Rail

Input Voltage Range: -0.2 V to +4 V; $V_S = +5 \text{ V}$ High Speed and Fast Settling on 5 V:

110 MHz -3 dB Bandwidth (G = +1) (AD8051/AD8052)

150 MHz -3 dB Bandwidth (G = +1) (AD8054)

145 V/μs Slew Rate

50 ns Settling Time to 0.1%

Small Packaging

AD8051 Available in SOT-23-5

AD8052 Available in MSOP-8

AD8054 Available in TSSOP-14

Good Video Specifications (G = +2)

Gain Flatness of 0.1 dB to 20 MHz; R_L = 150 Ω

0.03% Differential Gain Error; $R_L = 1 \text{ k}\Omega$

0.03° Differential Phase Error; R_L = 1 $k\Omega$

Low Distortion

–80 dBc Total Harmonic @ 1 MHz, R_L = 100 Ω

Outstanding Load Drive Capability

Drives 45 mA, 0.5 V from Supply Rails (AD8051/AD8052)

Drives 50 pF Capacitive Load (G = +1) (AD8051/AD8052)

Low Power of 2.75 mA/Amplifier (AD8054)

Low Power of 4.4 mA/Amplifier (AD8051/AD8052)

APPLICATIONS

Coax Cable Drivers

Active Filters

Video Switchers

A/D Driver

Professional Cameras

CCD Imaging Systems

CD/DVD ROMs

GENERAL DESCRIPTION


The AD8051 (single), AD8052 (dual), and AD8054 (quad) are low cost, voltage feedback, high speed amplifiers designed to operate on +3 V, +5 V, or ± 5 V supplies. They have true single-supply capability with an input voltage range extending 200 mV below the negative rail and within 1 V of the positive rail.

Despite their low cost, the AD8051/AD8052/AD8054 provide excellent overall performance and versatility. The output voltage swing extends to within 25 mV of each rail, providing the maximum output dynamic range with excellent overdrive recovery.


REV. F

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.


PIN CONNECTIONS
(Top Views)
R-8 (SOIC)




SOT-23-5 (RT)



R-8, MSOP (RM)



R-14, TSSOP-14 (RU-14)



This makes the AD8051/AD8052/AD8054 useful for video electronics, such as cameras, video switchers, or any high speed portable equipment. Low distortion and fast settling make them ideal for active filter applications.

The AD8051/AD8052/AD8054 offer low power supply current and can operate on a single 3 V power supply. These features are ideally suited for portable and battery-powered applications where size and power are critical.

The wide bandwidth and fast slew rate on a single +5 V supply make these amplifiers useful in many general-purpose, high speed applications where dual power supplies of up to ± 6 V and single supplies from +3 V to +12 V are needed.

All of this low cost performance is offered in an 8-lead SOIC, as well as a tiny SOT-23-5 package (AD8051), an MSOP package (AD8052), and a TSSOP-14 (AD8054). The AD8051 and AD8052 in the SOIC-8 and RM packages, and the AD8054 in the RN-14 and RU packages are available in the extended temperature range of -40° C to $+125^{\circ}$ C.




Figure 1. Low Distortion Rail-to-Rail Output Swing

–2– REV. F

$\label{eq:specifications} \textbf{SPECIFICATIONS} \ \ (\textbf{@} \ \textbf{T}_{\textbf{A}} = 25^{\circ}\textbf{C}, \ \textbf{V}_{\textbf{S}} = 5 \ \textbf{V}, \ \textbf{R}_{\textbf{L}} = 2 \ \textbf{k}\Omega \ \ \textbf{to} \ 2.5 \ \textbf{V}, \ \textbf{unless otherwise noted.})$

Parameter	Conditions	AD8 Min	051A/AD8052A Typ	Max	A Min	D8054A Typ	Max	Unit
DYNAMIC PERFORMANCE								
-3 dB Small Signal Bandwidth	$G = +1, V_O = 0.2 \text{ V p-p}$	70	110		80	150		MHz
-5 db Shian Signai Bandwidhi	$G = +1$, $V_0 = 0.2 \text{ V p-p}$ $G = -1$, $+2$, $V_0 = 0.2 \text{ V p-p}$	10	50		80	60		MHz
Bandwidth for 0.1 dB Flatness			30			00		MITZ
Dandwidth for 0.1 db Flatness	$G = +2, V_0 = 0.2 \text{ V p-p},$							
	$R_L = 150 \Omega \text{ to } 2.5 \text{ V},$							
	$R_F = 806 \Omega \text{ for AD8051A}$		20					MIT-
	AD8052A		20			10		MHz
OI D	$R_F = 200 \Omega \text{ for AD8054A}$	100			1.40	12		MHz
Slew Rate	$G = -1$, $V_0 = 2$ V Step	100	145		140	170		V/µs
Full Power Response	$G = +1, V_O = 2 V p-p$		35			45		MHz
Settling Time to 0.1%	$G = -1$, $V_O = 2$ V Step		50			40		ns
NOISE/DISTORTION PERFORMANCE								
Total Harmonic Distortion*	$f_C = 5 \text{ MHz}, V_O = 2 \text{ V p-p}, G = +2$		-67			-68		dB
Input Voltage Noise	f = 10 kHz		16			16		nV/√ Hz
Input Current Noise	f = 10 kHz		850			850		fA/√Hz
Differential Gain Error (NTSC)	$G = +2$, $R_{L} = 150 \Omega$ to 2.5 V		0.09			0.07		%
` ,	$R_{L} = 1 \text{ k}\Omega \text{ to } 2.5 \text{ V}$		0.03			0.02		%
Differential Phase Error (NTSC)	$G = +2$, $R_L = 150 \Omega$ to 2.5 V		0.19			0.26		Degrees
, , , , , , , , , , , , , , , , , , , ,	$R_L = 1 \text{ k}\Omega \text{ to } 2.5 \text{ V}$		0.03			0.05		Degrees
Crosstalk	f = 5 MHz, G = +2		-60			-60		dB
D.C. DEDECORIVANION	-							
DC PERFORMANCE			1.7	10		1.7	12	
Input Offset Voltage	T. T.		1.7	10		1.7	12	mV
27. 7. 27.	T_{MIN} - T_{MAX}		10	25			30	mV
Offset Drift			10			15		μV/°C
Input Bias Current			1.4	2.5		2	4.5	μA
	T_{MIN} - T_{MAX}			3.25			4.5	μA
Input Offset Current	D 010 05W	0.6	0.1	0.75		0.2	1.2	μA
Open-Loop Gain	$R_L = 2 k\Omega$ to 2.5 V	86	98		82	98		dB
	T_{MIN} - T_{MAX}		96			96		dB
	$R_{L} = 150 \Omega \text{ to } 2.5 \text{ V}$	76	82		74	82		dB
	T _{MIN} -T _{MAX}		78			78		dB
INPUT CHARACTERISTICS								
Input Resistance			290			300		kΩ
Input Capacitance			1.4			1.5		pF
Input Common-Mode Voltage Range			-0.2 to +4			-0.2 to $+4$		V
Common-Mode Rejection Ratio	$V_{CM} = 0 \text{ V to } 3.5 \text{ V}$	72	88		70	86		dB
OUTPUT CHARACTERISTICS								
	D = 1010 + 25 V		0.015 4.005			0.02 4.075		3.7
Output Voltage Swing	$R_L = 10 \text{ k}\Omega \text{ to } 2.5 \text{ V}$	0.1 4.0	0.015 to 4.985		0.105 4.075	0.03 to 4.975		V
	$R_L = 2 k\Omega$ to 2.5 V	0.1 to 4.9	0.025 to 4.975		0.125 to 4.875	0.05 to 4.95		V
	$R_{L} = 150 \Omega \text{ to } 2.5 \text{ V}$	0.3 to 4.625	0.2 to 4.8		0.55 to 4.4	0.25 to 4.65		V
Output Current	V _{OUT} = 0.5 V to 4.5 V		45			30		mA
	T_{MIN} - T_{MAX}		45			30		mA
Short-Circuit Current	Sourcing		80			45		mA
	Sinking		130			85		mA
Capacitive Load Drive	G = +1 (AD8051/AD8052)		50					pF
	G = +2 (AD8054)					40		pF
POWER SUPPLY								
Operating Range		3		12	3		12	V
Quiescent Current/Amplifier			4.4	5		2.75	3.275	mA
Power Supply Rejection Ratio	$\Delta V_S = \pm 1 \text{ V}$	70	80		68	80		dB
OPERATING TEMPERATURE RANGE								
OLEMITING TEMIERATURE RANGE	RT	-40		+85				°C
	RM, R-8, RU, R-14	-40		+125	-40		+125	°C
		1		. 123	1			~

^{*}Refer to TPC 13.

Specifications subject to change without notice.

REV. F -3-

 $\label{eq:special_special} \textbf{SPECIFICATIONS} \quad (@\ T_A = 25^{\circ}\text{C},\ V_S = 3\ \text{V},\ R_L = 2\ \text{k}\Omega\ \text{to 1.5\ V},\ \text{unless otherwise noted.})$

Parameter	Conditions	AD8 Min	051A/AD8052A Typ	Max	Min	AD8054A Typ	Max	Unit
DYNAMIC PERFORMANCE								
-3 dB Small Signal Bandwidth	$G = +1, V_O = 0.2 \text{ V p-p}$	70	110		80	135		MHz
-3 db Siliali Signal Balldwidth	$G = +1, V_0 = 0.2 \text{ V p-p}$ $G = -1, +2, V_0 = 0.2 \text{ V p-p}$	10	50		80	65		MHz
Bandwidth for 0.1 dB Flatness	$G = -1, +2, V_0 = 0.2 \text{ V p-p}$ $G = +2, V_0 = 0.2 \text{ V p-p},$		50			0.5		IVIIIZ
Dandwidth for 0.1 dD Platficss	$R_L = 150 \Omega \text{ to } 2.5 \text{ V},$							
	$R_{\rm E} = 130 \Omega \text{ for AD8051A/AD8052A}$		17					MHz
	$R_F = 200 \Omega \text{ for AD8054A}$		17			10		MHz
Slew Rate	$G = -1$, $V_O = 2$ V Step	90	135		110	150		V/µs
Full Power Response	$G = 1, V_0 = 2 \text{ V Step}$ $G = +1, V_0 = 1 \text{ V p-p}$		65		110	85		MHz
Settling Time to 0.1%	$G = -1$, $V_O = 2$ V Step		55			55		ns
NOISE/DISTORTION BEDEODMANCE								
NOISE/DISTORTION PERFORMANCE Total Harmonic Distortion*	f = 5 MHz V = 2 V = 5							
Total Harmonic Distortion	$f_C = 5 \text{ MHz}, V_O = 2 \text{ V p-p},$ $G = -1, R_L = 100 \Omega \text{ to } 1.5 \text{ V}$		-47			-48		dB
Input Voltage Noise	f = 10 kHz		16			16		nV/√Hz
Input Current Noise	f = 10 kHz		600			600		fA/√Hz
Differential Gain Error (NTSC)	$G = +2, V_{CM} = 1 \text{ V}$		000			000		IA/ VIIZ
Differential Gain Error (1415C)	$R_{L} = 150 \Omega \text{ to } 1.5 \text{ V},$		0.11			0.13		%
	$R_L = 180 \Omega \text{ to } 1.5 \text{ V},$ $R_L = 1 \text{ k}\Omega \text{ to } 1.5 \text{ V}$		0.09			0.09		%
Differential Phase Error (NTSC)	$G = +2, V_{CM} = 1 V$		0.09			0.09		/0
Differential Thase Effor (1415C)	$R_L = 150 \Omega \text{ to } 1.5 \text{ V}$		0.24			0.3		Degrees
	$R_L = 180 \text{ s2 to } 1.5 \text{ V}$ $R_L = 1 \text{ k}\Omega \text{ to } 1.5 \text{ V}$		0.10			0.1		Degrees
Crosstalk	f = 5 MHz, G = +2		-60			-60		dB
D.C. DEDECORALANCE								
DC PERFORMANCE			1.6	10		1.6	1.0	***
Input Offset Voltage	T. T.		1.6	10		1.6	12	mV
Offset Drift	T _{MIN} -T _{MAX}		10	25		15	30	mV μV/°C
			1.3	2.6		2	4.5	1.
Input Bias Current	T_{MIN} - T_{MAX}		1.5	3.25		2	4.5	μA μA
Input Offset Current	1 MIN-1 MAX		0.15	0.8		0.2	1.2	μΑ
Open-Loop Gain	$R_{L} = 2 k\Omega$	80	96	0.0	80	96	1.2	dΒ
Open-Loop Gain	T_{MIN} - T_{MAX}	80	94		00	94		dB
	$R_{\rm L} = 150 \ \Omega$	74	82		72	80		dB
	T _{MIN} -T _{MAX}	' '	76		12	76		dB
INPUT CHARACTERISTICS								
Input Resistance			290			300		kΩ
Input Capacitance			1.4			1.5		pF
Input Capacitance Input Common-Mode Voltage Range			-0.2 to +2			-0.2 to +2		V
Common-Mode Rejection Ratio	$V_{CM} = 0 \text{ V to } 1.5 \text{ V}$	72	88		70	86		dB
·	VCM = 0 V to 1.5 V	12			70			ub
OUTPUT CHARACTERISTICS								
Output Voltage Swing	$R_L = 10 \text{ k}\Omega \text{ to } 1.5 \text{ V}$		0.01 to 2.99			0.025 to 2.98		V
	$R_L = 2 k\Omega$ to 1.5 V	0.075 to 2.9			0.1 to 2.9	0.35 to 2.965		V
	$R_{L} = 150 \Omega \text{ to } 1.5 \text{ V}$	0.2 to 2.75	0.125 to 2.875		0.35 to 2.55	0.15 to 2.75		V.
Output Current	$V_{OUT} = 0.5 \text{ V to } 2.5 \text{ V}$		45			25		mA
01 . 01 . 1. 0	$T_{MIN}-T_{MAX}$		45			25		mA
Short-Circuit Current	Sourcing		60			30		mA
Constitue Lord D	Sinking		90			50		mA
Capacitive Load Drive	G = +1 (AD8051/AD8052) G = +2 (AD8054)		45			35		pF pF
DOWNER CLURKY								F-
POWER SUPPLY								
Operating Range		3		12	3		12	V.
Quiescent Current/Amplifier	444 0.544		4.2	4.8	1.0	2.625	3.125	mA
Power Supply Rejection Ratio	$\Delta V_S = 0.5 \text{ V}$	68	80		68	80		dB
OPERATING TEMPERATURE RANGE								
	RT	-40		+85				°C
	RM, R-8, RU, R-14	-40		+125	-40		+125	°C

^{*}Refer to TPC 13.

Specifications subject to change without notice.

REV. F -4-

 $\label{eq:period} \textbf{SPECIFICATIONS} \quad (@\ T_A=25^\circ\text{C},\ V_S=\pm5\ \text{V},\ R_L=2\ \text{k}\Omega\ \text{to Ground, unless otherwise noted.})$

		AD8051A/AD8052A			AD8054A			
Parameter	Conditions	Min	Typ	Max	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE								
-3 dB Small Signal Bandwidth	$G = +1, V_O = 0.2 \text{ V p-p}$	70	110		85	160		MHz
Ü	$G = -1, +2, V_0 = 0.2 \text{ V p-p}$		50			65		MHz
Bandwidth for 0.1 dB Flatness	$G = +2$, $V_0 = 0.2 \text{ V p-p}$,							
Zanawiani ioi v.i an i ianicos	$R_{\rm L} = 150 \Omega,$							
	$R_F = 1.1 \text{ k}\Omega \text{ for}$							
	AD8051A/AD8052A		20					MHz
	$R_F = 200 \Omega$ for AD8054A					15		MHz
Slew Rate	$G = -1, V_O = 2 V Step$	105	170		150	190		V/µs
Full Power Response	$G = +1, V_O = 2 V p-p$		40			50		MHz
Settling Time to 0.1%	$G = -1$, $V_O = 2$ V Step		50			40		ns
NOISE/DISTORTION PERFORMANCE								
Total Harmonic Distortion	$f_C = 5 \text{ MHz}, V_O = 2 \text{ V p-p}, G = +2$		-71			-72		dB
Input Voltage Noise	f = 10 kHz		16			16		nV/√ Hz
Input Current Noise	f = 10 kHz		900			900		fA/√ Hz
Differential Gain Error (NTSC)	$G = +2, R_L = 150 \Omega$		0.02			0.06		%
	$R_L = 1 \text{ k}\Omega$		0.02			0.02		%
Differential Phase Error (NTSC)	$G = +2, R_L = 150 \Omega$		0.11			0.15		Degrees
	$R_L = 1 \text{ k}\Omega$		0.02			0.03		Degrees
Crosstalk	f = 5 MHz, G = +2		-60			-60		dB
DC PERFORMANCE								
Input Offset Voltage			1.8	11		1.8	13	mV
	$T_{MIN}-T_{MAX}$			27			32	mV
Offset Drift			10			15		μV/°C
Input Bias Current			1.4	2.6		2	4.5	μA
•	$T_{MIN}-T_{MAX}$			3.5			4.5	μA
Input Offset Current			0.1	0.75		0.2	1.2	μA
Open-Loop Gain	$R_L = 2 k\Omega$	88	96		84	96		dB
	T_{MIN} - T_{MAX}		96			96		dB
	$R_L = 150 \Omega$	78	82		76	82		dB
	T_{MIN} - T_{MAX}		80			80		dB
INPUT CHARACTERISTICS								
Input Resistance			290			300		kΩ
Input Capacitance			1.4			1.5		pF
Input Common-Mode Voltage Range			-5.2 to +4			-5.2 to +4		V
Common-Mode Rejection Ratio	$V_{CM} = -5 \text{ V to } +3.5 \text{ V}$	72	88		70	86		dB
OUTPUT CHARACTERISTICS								
Output Voltage Swing	$R_{I} = 10 \text{ k}\Omega$		-4.98 to +4.98			-4.97 to +4.97		V
	$R_{L} = 2 k\Omega$	-4.85 to +4.85	-4.97 to +4.97		-4.8 to +4.8	-4.9 to +4.9		V
	$R_L = 150 \Omega$	-4.45 to +4.3	-4.6 to +4.6		-4.0 to +3.8	-4.5 to +4.5		V
Output Current	$V_{OUT} = -4.5 \text{ V to } +4.5 \text{ V}$		45			30		mA
	$T_{MIN}-T_{MAX}$		45			30		mA
Short-Circuit Current	Sourcing		100			60		mA
	Sinking		160			100		mA
Capacitive Load Drive	G = +1 (AD8051/AD8052)		50					pF
	G = +2 (AD8054)					40		pF
POWER SUPPLY		1		1.0	3		12	v
POWER SUPPLY Operating Range		3		12)			
Operating Range		3	4.8	5.5	9	2.875	3.4	mA
	$\Delta V_S = \pm 1 \text{ V}$	3 68	4.8 80		68	2.875 80		mA dB
Operating Range Quiescent Current/Amplifier Power Supply Rejection Ratio	$\Delta V_S = \pm 1 \text{ V}$							
Operating Range Quiescent Current/Amplifier	$\Delta V_S = \pm 1 \text{ V}$ RT							

Specifications subject to change without notice.

REV. F -5-

ABSOLUTE MAXIMUM RATINGS1

Supply Voltage
Internal Power Dissipation ²
Small Outline Package (RN) Observe Power Derating Curves
SOT-23-5 Package Observe Power Derating Curves
MSOP Package Observe Power Derating Curves
TSSOP-14 Package Observe Power Derating Curves
Input Voltage (Common Mode) $\pm V_S$
Differential Input Voltage±2.5 V
Output Short-Circuit Duration
Observe Power Derating Curves

MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8051/AD8052/AD8054 is limited by the associated rise in junction temperature. The maximum safe junction temperature

for plastic encapsulated devices is determined by the glass transition temperature of the plastic, approximately 150°C. Temporarily exceeding this limit may cause a shift in parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of 175°C for an extended period can result in device failure.

While the AD8051/AD8052/AD8054 are internally short-circuit protected, this may not be sufficient to guarantee that the maximum junction temperature (150°C) is not exceeded under all conditions. To ensure proper operation, it is necessary to observe the maximum power derating curves.




Figure 2. Plot of Maximum Power Dissipation vs. Temperature for AD8051/AD8052/AD8054

CAUTION _

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8051/AD8052/AD8054 feature proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-6- REV. F

¹ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

² Specification is for device in free air: 8-Lead SOIC: $\theta_{JA} = 125^{\circ}\text{C/W}$ 5-Lead SOT-23-5: $\theta_{JA} = 180^{\circ}\text{C/W}$ 8-Lead MSOP: $\theta_{JA} = 150^{\circ}\text{C/W}$ 14-Lead SOIC: $\theta_{JA} = 90^{\circ}\text{C/W}$ 14-Lead TSSOP: $\theta_{JA} = 120^{\circ}\text{C/W}$

ORDERING GUIDE

Model	Temperature Package Range Descriptions		Package Options ¹	Branding	
AD8051AR AD8051AR-REEL AD8051AR-REEL7 AD8051ARZ-REEL7 AD8051ARZ-REEL7 AD8051ARZ-REEL7 AD8051ART-REEL AD8051ART-REEL7 AD8051ART-R2 AD8051ARTZ-R2 AD8051ARTZ-R2 AD8051ARTZ-REEL7 AD8051ARTZ-REEL7	-40°C to +125°C -40°C to +125°C -40°C to +125°C -40°C to +85°C	8-Lead SOIC 13" Tape and Reel 7" Tape and Reel 8-Lead SOIC 13" Tape and Reel 7" Tape and Reel 13" Tape and Reel 7" Tape and Reel 7" Tape and Reel 7" Tape and Reel 7" Tape and Reel 13" Tape and Reel 13" Tape and Reel	R-8 R-8 R-8 R-8 R-8 RT-5 RT-5 RT-5 RT-5 RT-5	H2A H2A H2A H2A H2A H2A H2A	
AD8052AR AD8052AR-REEL AD8052AR-REEL7 AD8052ARZ ² AD8052ARZ-REEL ² AD8052ARZ-REEL7 ² AD8052ARM AD8052ARM-REEL AD8052ARM-REEL7 AD8052ARM-REEL7	-40°C to +125°C -40°C to +125°C	8-Lead SOIC 13" Tape and Reel 7" Tape and Reel 8-Lead SOIC 13" Tape and Reel 7" Tape and Reel 8-Lead MSOP 13" Tape and Reel 7" Tape and Reel 7" Tape and Reel 7" Tape and Reel	R-8 R-8 R-8 R-8 R-8 RM-8 RM-8 RM-8	H4A H4A H4A H4A	
AD8054AR AD8054AR-REEL AD8054AR-REEL7 AD8054ARZ ² AD8054ARZ-REEL ² AD8054ARU-REEL7 AD8054ARU-REEL AD8054ARU-REEL7 AD8054ARUZ ² AD8054ARUZ-REEL ² AD8054ARUZ-REEL ²	-40°C to +125°C -40°C to +125°C	14-Lead SOIC 13" Tape and Reel 7" Tape and Reel 14-Lead SOIC 13" Tape and Reel 7" Tape and Reel 14-Lead TSSOP 13" Tape and Reel 7" Tape and Reel 14-Lead TSSOP 13" Tape and Reel 14-Lead TSSOP 13" Tape and Reel 7" Tape and Reel	R-14 R-14 R-14 R-14 R-14 RU-14 RU-14 RU-14 RU-14 RU-14 RU-14		

REV. F -7-

NOTES

¹R = Small Outline; RM = MSOP; RT = SOT-23; RU = TSSOP.

²Z = Pb-free part.

problems caused by junction isolation. These features allow the construction of high frequency, low distortion amplifiers with low supply currents. This design uses a differential output input stage to maximize bandwidth and headroom (see Figure 14). The smaller signal swings required on the first stage outputs (nodes SIP, SIN) reduce the effect of nonlinear currents due to junction capacitances and improve the distortion performance. This design achieves harmonic distortion of –80 dBc @ 1 MHz into $100~\Omega$ with $V_{\rm OUT}$ = 2~V p-p (Gain = +1) on a single 5~V supply.

The inputs of the device can handle voltages from -0.2 V below the negative rail to within 1 V of the positive rail. Exceeding these values will not cause phase reversal; however, the input ESD devices will begin to conduct if the input voltages exceed the rails by greater than 0.5 V. During this overdrive condition, the output stays at the rail.

The rail-to-rail output range of the AD8051/AD8052/AD8054 is provided by a complementary common-emitter output stage. High output drive capability is provided by injecting all output stage predriver currents directly into the bases of the output devices Q8 and Q36. Biasing of Q8 and Q36 is accomplished by I8 and I5, along with a common-mode feedback loop (not shown). This circuit topology allows the AD8051/AD8052 to drive 45 mA of output current and allows the AD8054 to drive 30 mA of output current with the outputs within 0.5 V of the supply rails.




Figure 14. AD8051/AD8052 Simplified Schematic

APPLICATIONS

Layout Considerations

The specified high speed performance of the AD8051/AD8052/AD8054 requires careful attention to board layout and component selection. Proper RF design techniques and low parasitic component selection are necessary.

The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance path. The ground plane should be removed from the area near the input pins to reduce parasitic capacitance.

Chip capacitors should be used for supply bypassing. One end should be connected to the ground plane and the other within 3 mm of each power pin. An additional large (4.7 μF to 10 μF) tantalum electrolytic capacitor should be connected in parallel, but not necessarily so close, to supply current for fast, large signal changes at the output.

The feedback resistor should be located close to the inverting input pin to keep the parasitic capacitance at this node to a

minimum. Parasitic capacitance of less than 1 pF at the inverting input can significantly affect high speed performance.

Stripline design techniques should be used for long signal traces (greater than about 25 mm). These should be designed with a characteristic impedance of 50 Ω or 75 Ω and be properly terminated at each end.

Active Filters

Active filters at higher frequencies require wider bandwidth op amps to work effectively. Excessive phase shift produced by lower frequency op amps can significantly impact active filter performance.

Figure 15 shows an example of a 2 MHz biquad bandwidth filter that uses three op amps of an AD8054. Such circuits are sometimes used in medical ultrasound systems to lower the noise bandwidth of the analog signal before A/D conversion.

Note that the unused amplifier's inputs should be tied to ground.




Figure 15. 2 MHz Biquad Band-Pass Filter Using AD8054 The frequency response of the circuit is shown in Figure 16.




Figure 16. Frequency Response of 2 MHz Band-Pass Biquad Filter

A/D and D/A Applications

Figure 17 is a schematic showing the AD8051 used as a driver for an AD9201, a 10-bit 20 MSPS dual A/D converter. This converter is designed to convert I and Q signals in communications systems. In this application, only the I channel is being driven. The I channel is enabled by applying a logic HIGH to SELECT, Pin 13.

The AD8051 is running from a dual supply and is configured for a gain of +2. The input signal is terminated in 50 Ω and the

REV. F –15–

Sync Stripper

Synchronizing pulses are sometimes carried on video signals so as not to require a separate channel to carry the synchronizing information. However, for some functions, such as A/D conversion, it is not desirable to have the sync pulses on the video signal. These pulses reduce the dynamic range of the video signal and do not provide any useful information for such a function.

A sync stripper removes the synchronizing pulses from a video signal while passing all the useful video information. Figure 20 shows a practical single-supply circuit that uses only a single AD8051. It is capable of directly driving a reverse terminated video line.




Figure 20. Sync Stripper

The video signal plus sync is applied to the noninverting input with the proper termination. The amplifier gain is set to 2 via the two 1 k Ω resistors in the feedback circuit. A bias voltage must be applied to R1 so that the input signal has the sync pulses stripped at the proper level.

The blanking level of the input video pulse is the desired place to remove the sync information. This level is multiplied by 2 by the amplifier. This level must be at ground at the output for the sync stripping action to take place. Since the gain of the amplifier from the input of R1 to the output is –1, a voltage equal to $2\times V_{BLANK}$ must be applied to make the blanking level come out at ground.

Single-Supply Composite Video Line Driver

Many composite video signals have their blanking level at ground and have video information that is both positive and negative. Such signals require dual-supply amplifiers to pass them. However, by ac level shifting, a single-supply amplifier can be used to pass these signals. The following complications may arise from such techniques.

Signals of bounded peak-to-peak amplitude that vary in duty cycle require larger dynamic swing capacity than their (bounded) peak-to-peak amplitude after they are ac-coupled. As a worst case, the dynamic signal swing will approach twice the peak-to-peak value. The two conditions that define the maximum dynamic swing requirements are a signal that is mostly low but goes high with a

duty cycle that is a small fraction of a percent, and the other extreme defined by the opposite condition.

The worst case of composite video is not quite this demanding. One bounding condition is a signal that is mostly black for an entire frame but has a white (full amplitude) minimum width spike at least once in a frame.

The other extreme is for a full white video signal. The blanking intervals and sync tips of such a signal have negative-going excursions in compliance with the composite video specifications. The combination of horizontal and vertical blanking intervals limit such a signal to being at the highest (white) level for a maximum of about 75% of the time.

As a result of the duty cycles between the two extremes presented above, a 1 V p-p composite video signal that is multiplied by a gain of +2 requires about 3.2 V p-p of dynamic voltage swing at the output for an op amp to pass a composite video signal of arbitrarily varying duty cycle without distortion.

Some circuits use a sync tip clamp to hold the sync tips at a relatively constant level to lower the amount of dynamic signal swing required. However, these circuits can have artifacts such as sync tip compression unless they are driven by a source with a very low output impedance. The AD8051/AD8052/AD8054 have adequate signal swing when running on a single 5 V supply to handle an ac-coupled composite video signal.

The input to the circuit in Figure 21 is a standard composite (1 V p-p) video signal that has the blanking level at ground. The input network level shifts the video signal by means of ac coupling. The noninverting input of the op amp is biased to half of the supply voltage.

The feedback circuit provides unity gain for the dc-biasing of the input and provides a gain of 2 for any signals that are in the video bandwidth. The output is ac-coupled and terminated to drive the line.

The capacitor values were selected for providing minimum *tilt* or field time distortion of the video signal. These values would be required for video that is considered to be studio or broadcast quality. However, if a lower consumer grade of video, sometimes referred to as *consumer video*, is all that is desired, the values and the cost of the capacitors can be reduced by as much as a factor of five with minimum visible degradation in the picture.




Figure 21. Single-Supply Composite Video Line Driver

REV. F –17–