



Precision, Low Noise, Low Input Bias Current, Wide Bandwidth JFET Operational Amplifiers

Preliminary Technical Data

ADA4610-2

FEATURES

Low $T_C V_{OS}$: 1 $\mu V/^{\circ}C$ typical

Low input bias current: 5 pA typical at $V_S = \pm 15 V$

Dual-supply operation: $\pm 4.5 V$ to $\pm 18 V$

Low noise:

7.2 nV/ $\sqrt{Hz}$ typical at $f = 1 kHz$

0.7 μV_{p-p} at 0.1 Hz to 10 Hz

Low distortion: 0.0005%

No phase reversal

Rail-to-Rail Output

Unity gain stable

APPLICATIONS

Instrumentation

Medical Instruments

Multipole filters

Precision current measurement

Photodiode amplifiers

Sensors


Audio

GENERAL DESCRIPTION

The ADA4610-2 is a dual channel, precision JFET amplifier that feature low offset voltage, input bias current, input voltage noise, input current noise, and rail-to-rail output.

The combination of low offsets, low noise, and very low input bias currents makes these amplifiers especially suitable for high impedance sensor amplification and precise current measurements using shunts. The combination of dc precision, low noise, and fast settling time results in superior accuracy in medical instruments, electronic measurement, and automated test equipment. Unlike many competitive amplifiers, the ADA4610 maintain their fast settling performance even with substantial capacitive loads. Unlike many older JFET amplifiers, the ADA4610-2 does not suffer from output phase reversal when input voltages exceed the maximum common-mode voltage range.

PIN CONFIGURATIONS



NOTES
1. PIN 4 AND THE EXPOSED PAD
MUST BE CONNECTED TO V-.

Figure 1. 8-Lead LFCSP (CP Suffix)

Figure 2. 8-Lead SOIC_N (R Suffix) & 8-Lead MSOP (RM Suffix)

Fast slew rate and great stability with capacitive loads make the ADA4610-2 a perfect fit for high performance filters. Low input bias currents, low offset, and low noise result in a wide dynamic range of photodiode amplifier circuits. Low noise and distortion, high output current, and excellent speed make the ADA4610-2 a great choice for audio applications.

The ADA4610-2 is specified over the $-40^{\circ}C$ to $+125^{\circ}C$ extended industrial temperature range.

The ADA4610-2A is available in 8-lead narrow SOIC, 8-lead MSOP, and 8-lead LFCSP packages. The ADA4610-2B is available in 8-lead narrow SOIC package.

Rev. PrC

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com

Fax: 781.461.3113

©2011 Analog Devices, Inc. All rights reserved.

SPECIFICATIONS

@ $V_S = \pm 15\text{ V}$, $V_{CM} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 1.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V _{OS}	B-Grade		TBD	0.4	mV
		−40°C < T _A < +125°C			TBD	mV
		A-Grade		TBD	1	mV
		−40°C < T _A < +125°C			TBD	mV
Offset Voltage Drift	ΔV _{OS} /ΔT	(B-Grade) −40°C < T _A < +125°C		0.5	TBD	μV/°C
		(A-Grade) −40°C < T _A < +125°C		1	TBD	μV/°C
Input Bias Current	I _B	−40°C < T _A < +85°C		5	TBD	pA
		−40°C < T _A < +125°C			TBD	pA
Input Offset Current	I _{OS}	−40°C < T _A < +85°C		2	TBD	pA
		−40°C < T _A < +125°C			TBD	pA
		−40°C < T _A < +85°C			TBD	pA
		−40°C < T _A < +125°C			TBD	nA
Input Voltage Range			−12.5		+12.5	V
Common-Mode Rejection Ratio	CMRR	V _{CM} = ±12.5V	TBD	113		dB
		−40°C < T _A < +125°C	TBD			dB
Large-Signal Voltage Gain	A _{VO}	R _L = 2 kΩ, V _O = ±13.5 V	TBD	107		dB
		−40°C < T _A < +125°C	TBD			dB
Input Resistance	R _{IN}			TBD		Ω
Input Capacitance, Differential Mode	C _{INDM}			2.5		pF
Input Capacitance, Common Mode	C _{INCM}			5.4		pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V _{OH}	R _L = 2 kΩ	14.8	14.9		V
		−40°C < T _A < +125°C	TBD			V
		R _L = 600 Ω	14.2	14.3		V
		−40°C < T _A < +125°C	TBD			V
Output Voltage Low	V _{OL}	R _L = 2 kΩ		−14.8	−14.7	V
		−40°C < T _A < +125°C			TBD	V
		R _L = 600 Ω		−14.7	−14.6	V
		−40°C < T _A < +125°C			TBD	V
Output Current	I _{OUT}			±40		mA
Closed-Loop Output Impedance	Z _{OUT}	TBD		TBD		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	V _S = ±2.5 V to ±18 V	TBD	106		dB
		−40°C < T _A < +125°C	TBD			dB
Supply Current/Amplifier	I _{SY}	I _O = 0 mA		1.85	2	mA
		−40°C < T _A < +125°C			TBD	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	R _L = 2 kΩ		20		V/μs
Gain Bandwidth Product	GBP			10		MHz
Settling Time	t _S	To 0.1%, 0 V to 10 V step, G = +1		TBD		μs
		To 0.01%, 0 V to 10 V step, G = +1		TBD		μs
Total Harmonic Distortion (THD) + Noise	THD + N	1 kHz, G = +1, R _L = 2 kΩ		0.0005		%
Phase Margin	φ _M			60		Degrees
NOISE PERFORMANCE						
Peak-to-Peak Voltage Noise	e _n p-p	0.1 Hz to 10 Hz bandwidth		0.7	TBD	μV p-p
Voltage Noise Density	e _n	f = 10 Hz		18		nV/√Hz
		f = 100 Hz		9.2		nV/√Hz
		f = 1 kHz		7.2	TBD	nV/√Hz
		f = 10 kHz		7.7		nV/√Hz

Current Noise Density	i_n	$f = 1 \text{ kHz}$	TBD	$\text{fA}/\sqrt{\text{Hz}}$
-----------------------	-------	---------------------	-----	------------------------------

SPECIFICATIONS

@ $V_S = \pm 5\text{ V}$, $V_{CM} = 0\text{ V}$, $T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 2.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V _{OS}	B-Grade		TBD	0.4	mV
		−40°C < T _A < +125°C			TBD	mV
Offset Voltage Drift	ΔV _{OS} /ΔT	A-Grade		TBD	1	mV
		−40°C < T _A < +125°C			TBD	mV
Offset Voltage Drift	ΔV _{OS} /ΔT	(B-Grade) −40°C < T _A < +125°C		0.5	TBD	μV/°C
		(A-Grade) −40°C < T _A < +125°C		1	TBD	μV/°C
Input Bias Current	I _B			TBD	TBD	pA
Input Offset Current	I _{OS}	−40°C < T _A < +85°C		5	TBD	pA
		−40°C < T _A < +125°C			TBD	nA
				2	TBD	pA
Input Voltage Range		−40°C < T _A < +85°C			TBD	pA
		−40°C < T _A < +125°C			TBD	nA
				−2.5		+2.5
Common-Mode Rejection Ratio	CMRR	V _{CM} = ±2.5V	TBD	110		dB
Large-Signal Voltage Gain	A _{VO}	−40°C < T _A < +125°C	TBD			dB
		R _L = 2 kΩ, V _O = ±3.5 V	TBD	107		dB
Input Resistance	R _{IN}	−40°C < T _A < +125°C	TBD			dB
				TBD		Ω
Input Capacitance, Differential Mode	C _{INDM}			2.5		pF
Input Capacitance, Common Mode	C _{INCM}			5.4		pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V _{OH}	R _L = 2 kΩ	4.8	4.9		V
		−40°C < T _A < +125°C	TBD			V
		R _L = 600 Ω	4.2	4.3		V
		−40°C < T _A < +125°C	TBD			V
Output Voltage Low	V _{OL}	R _L = 2 kΩ		−4.8	−4.7	V
		−40°C < T _A < +125°C			TBD	V
		R _L = 600 Ω		−4.7	−4.6	V
		−40°C < T _A < +125°C			TBD	V
Output Current	I _{OUT}			TBD		mA
Closed-Loop Output Impedance	Z _{OUT}	TBD		TBD		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	V _S = ±2.5 V to ±18 V	TBD	106		dB
		−40°C < T _A < +125°C	TBD			dB
Supply Current/Amplifier	I _{SY}	I _O = 0 mA		1.85	2	mA
		−40°C < T _A < +125°C			TBD	mA
DYNAMIC PERFORMANCE						
Slew Rate	SR	R _L = 2 kΩ		20		V/μs
Gain Bandwidth Product	GBP			10		MHz
Settling Time	t _s	To 0.1%, 0 V to 4 V step, G = +1		TBD		μs
		To 0.01%, 0 V to 4 V step, G = +1		TBD		μs
Total Harmonic Distortion (THD) + Noise	THD + N	1 kHz, G = +1, R _L = 2 kΩ		0.0005		%
Phase Margin	Φ _M			60		Degrees
NOISE PERFORMANCE						
Peak-to-Peak Voltage Noise	e _n p-p	0.1 Hz to 10 Hz bandwidth		0.7	TBD	μV p-p
Voltage Noise Density	e _n	f = 10 Hz		18		nV/√Hz
		f = 100 Hz		9.2		nV/√Hz
		f = 1 kHz		7.2	TBD	nV/√Hz
		f = 10 kHz		7.7		nV/√Hz

Current Noise Density	i_n	$f = 1 \text{ kHz}$	TBD	$\text{fA}/\sqrt{\text{Hz}}$
-----------------------	-------	---------------------	-----	------------------------------

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	$\pm 18\text{ V}$
Input Voltage	$\pm V_S$
Output Short-Circuit Duration to GND	Observe derating curves
Storage Temperature Range	-65°C to $+150^{\circ}\text{C}$
Operating Temperature Range	-40°C to $+125^{\circ}\text{C}$
Junction Temperature Range	-65°C to $+150^{\circ}\text{C}$
Lead Temperature (Soldering, 10 sec)	300°C
Electrostatic Discharge (Human Body Model)	2000 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute

maximum rating conditions for extended periods may affect device reliability.

Table 4. Thermal Resistance

Package Type	θ_{JA}^1	θ_{JC}	Unit
8-Lead MSOP (RM)	142	45	$^{\circ}\text{C}/\text{W}$
8-Lead LFCSP (CP)	TBD	TBD	$^{\circ}\text{C}/\text{W}$
8-Lead SOIC_N (R)	120	45	$^{\circ}\text{C}/\text{W}$

¹ θ_{JA} is specified for worst-case conditions, that is, θ_{JA} is specified for device soldered in circuit board for surface-mount packages. This was measured using a standard 4-layer board.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.