18 V, Precision, 725 µA, 4 MHz CMOS RRIO Operational Amplifier

Preliminary Technical Data

ADA4661-2

FEATURES

Low power at high voltage (18 V): 725 µA maximum
Low offset voltage:
100 µV maximum at V_{CM}/2
350 µV maximum over entire common mode range
Low input bias current: 10 pA maximum
Gain bandwidth product: xxx kHz at A_V = 100 typical
Unity-gain crossover: 4.5MHz typical
−3 dB closed-loop bandwidth: xxx MHz typical
Single-supply operation: 3 V to 18 V
Dual-supply operation: ±1.5 V to ±9 V
Unity-gain stable
Excellent electromagnetic interference immunity

APPLICATIONS

Portable operating systems
Current monitors
4 mA to 20 mA loop drivers
Buffer/level shifting
Multipole filters
Remote/wireless sensors
Low power transimpedance amplifiers

GENERAL DESCRIPTION

The ADA4661-2 is a dual, low power, precision, rail-to-rail input/output amplifier optimized for 4 MHz, low power and wide operating supply voltage range applications.

The ADA4661-2 performance is guaranteed at 3.0 V, 10 V, and 18 V power supply voltages. It is an excellent selection for applications using single ended supplies of 3.3V, 5V, 10V, 12V and 15V and dual supplies of ±2.5V, ±3.3V and ±5V. It uses Analog Devices, Inc., patented DigiTrim® trimming technique, which achieves low offset voltage. The ADA4661-2 also has high immunity to electromagnetic interference.

The ADA4661-2 is specified over the extended industrial temperature range (−40°C to +125°C) and is available in an 8-lead MSOP and LFCSP (3mm x 3mm) packages.

PIN CONNECTION DIAGRAMS



Figure 1. Pin Configuration, 8-Lead MSOP & LFCSP (RM & CP Suffix)

Table 1. Low power Op Amps (< xxx µA)

Supply Voltage	5 V	12 V to 16 V	36 V
Single			
Dual			
Quad			

Rev. PrA

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 **www.analog.com**
Fax: 781.461.3113

TABLE OF CONTENTS

SPECIFICATIONS

ELECTRICAL CHARACTERISTICS—3.0 V OPERATION

V_{SY} = 3.0 V, V_{CM} = V_{SY}/2 V, T_A = 25°C, unless otherwise specified.

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	V_{CM} = V_{SY}/2			<100	µV
		V_{CM} = 0 V to 3.0 V			350	µV
		V_{CM} = 0 V to 3.0 V; −40°C ≤ T_A ≤ +125°C			1	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$			TBD	3	µV/°C
Input Bias Current	I_B			TBD	3	pA
		−40°C ≤ T_A ≤ +125°C			TBD	nA
Input Offset Current	I_{OS}				3	pA
		−40°C ≤ T_A ≤ +125°C			TBD	pA
Input Voltage Range			0		3	V
Common-Mode Rejection Ratio	CMRR	V_{CM} = 0 V to 3.0 V	90	120		dB
		V_{CM} = 0 V to 3.0 V; −40°C ≤ T_A ≤ +125°C	TBD			dB
Large Signal Voltage Gain	A_{VO}	R_L = 10 kΩ, V_O = 0.5 V to 2.5 V	TBD	130		dB
		−40°C ≤ T_A ≤ +125°C	TBD			dB
Input Resistance	R_{IN}			>TBD		GΩ
Input Capacitance, Differential Mode	C_{INDM}			TBD		pF
Input Capacitance, Common Mode	C_{INCM}			TBD		pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	I_L = 1 mA to V-[1]	2.98	TBD		V
		−40°C ≤ T_A ≤ +125°C	TBD			V
		I_L = 10 mA to V-[1]	2.8	TBD		V
		−40°C ≤ T_A ≤ +125°C	TBD			V
Output Voltage Low	V_{OL}	I_L = 1 mA to V+[1]		TBD	20	mV
		−40°C ≤ T_A ≤ +125°C		TBD		mV
		I_L = 10 mA to V+[1]		TBD	200	mV
		−40°C ≤ T_A ≤ +125°C		TBD		mV
Short-Circuit Current	I_{SC}			±20		mA
Closed-Loop Output Impedance	Z_{OUT}	f = TBD kHz, A_V = 1		TBD		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	V_{SY} = 3.0 V to 18 V	130	TBD		dB
		−40°C ≤ T_A ≤ +125°C	TBD			dB
Supply Current per Amplifier	I_{SY}	I_O = 0 mA		TBD	725	µA
		−40°C ≤ T_A ≤ +125°C			TBD	µA
DYNAMIC PERFORMANCE						
Slew Rate	SR	R_L = 10 kΩ, C_L = 10 pF, A_V = 1		2.2		V/µs
Gain Bandwidth Product	GBP	V_{IN} = 10mVp-p, R_L = 10 kΩ, C_L = 10 pF, A_{VO} = 100		TBD		kHz
Unity-Gain Crossover	UGC	V_{IN} = 10mVp-p, R_L = 10 kΩ, C_L = 10 pF, A_{VO} = 1		4.5		MHz
−3 dB Closed-Loop Bandwidth	$f_{-3\ dB}$	V_{IN} = 10mVp-p, R_L = 10 kΩ, C_L = 10 pF, A_V = 1		TBD		kHz
Settling Time to 0.1%	t_s	V_{IN} = 1 V step, R_L = 10 kΩ, C_L = 10 pF		TBD		µs
Phase Margin	Φ_M	V_{IN} = 10mVp-p, R_L = 10 kΩ, C_L = 10 pF, A_{VO} = 1		TBD		Degrees
Channel Separation	CS	f = 10 kHz, R_L = 10 kΩ		TBD		dB
EMI Rejection Ratio of +IN x	EMIRR	V_{IN} = 100 mV_{PEAK}; f = 400 MHz, 900 MHz, 1800 MHz, 2400 MHz		TBD		dB
NOISE PERFORMANCE						
Total Harmonic Distortion + Noise	THD+N	G= +1, f = 20Hz to 20kHz, V_{IN} = TBD @ X kHz				
BW = 80 kHz				TBD		%

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
BW = 500 kHz				TBD		%
Peak-to-Peak Noise	e_n p-p	f = 0.1 Hz to 10 Hz		TBD		µV p-p
Voltage Noise Density	e_n	f = 1 kHz		18		nV/√Hz
		f = 10 kHz		12		nV/√Hz
Current Noise Density	i_n	f = 1 kHz		<TBD		pA/√Hz

ELECTRICAL CHARACTERISTICS – 10 V OPERATION

V_{SY} = 10 V, V_{CM} = V_{SY}/2 V, T_A = 25°C, unless otherwise specified

Table 2.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	V_{CM} = V_{SY}/2			<100	µV
		V_{CM} = 0 V to 10 V			350	µV
		V_{CM} = 0 V to 10 V; −40°C ≤ T_A ≤ +125°C			1	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$			TBD	3	µV/°C
Input Bias Current	I_B			TBD	3	pA
		−40°C ≤ T_A ≤ +125°C			TBD	nA
Input Offset Current	I_{OS}				3	pA
		−40°C ≤ T_A ≤ +125°C			TBD	pA
Input Voltage Range			0		10	V
Common-Mode Rejection Ratio	CMRR	V_{CM} = 0 V to 10 V	90	120		dB
		V_{CM} = 0 V to 10 V; −40°C ≤ T_A ≤ +125°C	TBD			dB
Large Signal Voltage Gain	A_{VO}	R_L = 10 kΩ, V_O = 0.5 V to 9.5 V	TBD	130		dB
		−40°C ≤ T_A ≤ +125°C	TBD			dB
Input Resistance	R_{IN}			TBD		GΩ
Input Capacitance, Differential Mode	C_{INDM}			TBD		pF
Input Capacitance, Common Mode	C_{INCM}			TBD		pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	I_L = 1 mA to V- [1]	4.98	TBD		V
		−40°C ≤ T_A ≤ +125°C	TBD			V
		I_L = 10 mA to V- [1]	4.8	TBD		V
		−40°C ≤ T_A ≤ +125°C	TBD			V
Output Voltage Low	V_{OL}	I_L = 1 mA to V+[1]		TBD	20	mV
		−40°C ≤ T_A ≤ +125°C		TBD		mV
		I_L = 10 mA to V+[1]		TBD	200	mV
		−40°C ≤ T_A ≤ +125°C		TBD		mV
Short-Circuit Current	I_{SC}			±20		mA
Closed-Loop Output Impedance	Z_{OUT}	f = TBD kHz, A_V = 1		TBD		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	V_{SY} = 3.0 V to 18 V	130	TBD		dB
		−40°C ≤ T_A ≤ +125°C	TBD			dB
Supply Current per Amplifier	I_{SY}	I_O = 0 mA		TBD	725	µA
		−40°C ≤ T_A ≤ +125°C			TBD	µA
DYNAMIC PERFORMANCE						
Slew Rate	SR	R_L = 10 kΩ, C_L = 10 pF, A_V = 1		2.2		V/µs
Gain Bandwidth Product	GBP	V_{IN} = 10mVp-p, R_L = 10 kΩ, C_L = 10 pF, A_{VO} = 100		TBD		kHz
Unity-Gain Crossover	UGC	V_{IN} = 10mVp-p, R_L = 10 kΩ, C_L = 10 pF, A_{VO} = 1		4.5		MHz
−3 dB Closed-Loop Bandwidth	$f_{-3\ dB}$	V_{IN} = 10mVp-p, R_L = 10 kΩ, C_L = 10 pF, A_V = 1		TBD		kHz
Settling Time to 0.1%	t_s	V_{IN} = 1 V step, R_L = 10 kΩ, C_L = 10 pF		TBD		µs
Phase Margin	Φ_M	V_{IN} = 10mVp-p, R_L = 10 kΩ, C_L = 10 pF, A_{VO} = 1		TBD		Degrees
Channel Separation	CS	f = 10 kHz, R_L = 10 kΩ		TBD		dB
EMI Rejection Ratio of +IN x	EMIRR	V_{IN} = 100 mV_{PEAK}; f = 400 MHz, 900 MHz, 1800 MHz, 2400 MHz		TBD		dB
NOISE PERFORMANCE						
Total Harmonic Distortion + Noise	THD+N	G= +1, f = 20Hz to 20kHz, V_{IN} = TBD @ X kHz				
BW = 80 kHz				TBD		%
BW = 500 kHz				TBD		%
Peak-to-Peak Noise	e_n p-p	f = 0.1 Hz to 10 Hz		TBD		µV p-p

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
Voltage Noise Density	e_n	f = 1 kHz		18		nV/√Hz
		f = 10 kHz		12		nV/√Hz
Current Noise Density	i_n	f = 1 kHz		TBD		pA/√Hz

ELECTRICAL CHARACTERISTICS – 18V OPERATION

V_{SY} = 18 V, V_{CM} = V_{SY}/2 V, T_A = 25°C, unless otherwise specified

Table 4.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
INPUT CHARACTERISTICS						
Offset Voltage	V_{OS}	$V_{CM} = V_{SY}/2$			<100	µV
		V_{CM} = 0 V to 18 V			350	µV
		V_{CM} = 0 V to 18 V; −40°C ≤ T_A ≤ +125°C			1	mV
Offset Voltage Drift	$\Delta V_{OS}/\Delta T$			TBD	3	µV/°C
Input Bias Current	I_B			TBD	3	pA
		−40°C ≤ T_A ≤ +125°C			TBD	nA
Input Offset Current	I_{OS}				3	pA
		−40°C ≤ T_A ≤ +125°C			TBD	pA
Input Voltage Range			0		18	V
Common-Mode Rejection Ratio	CMRR	V_{CM} = 0 V to 18 V	90	120		dB
		V_{CM} = 0 V to 18 V; −40°C ≤ T_A ≤ +125°C	TBD			dB
Large Signal Voltage Gain	A_{VO}	R_L = 10 kΩ, V_O = 0.5 V to 17.5 V	TBD	130		dB
		−40°C ≤ T_A ≤ +125°C	TBD			dB
Input Resistance	R_{IN}			TBD		GΩ
Input Capacitance, Differential Mode	C_{INDM}			TBD		pF
Input Capacitance, Common Mode	C_{INCM}			TBD		pF
OUTPUT CHARACTERISTICS						
Output Voltage High	V_{OH}	I_L = 1 mA to V-[1]	2.98	TBD		V
		−40°C ≤ T_A ≤ +125°C	TBD			V
		I_L = 10 mA to V-[1]	2.8	TBD		V
		−40°C ≤ T_A ≤ +125°C	TBD			V
Output Voltage Low	V_{OL}	I_L = 1 mA to V+[1]		TBD	20	mV
		−40°C ≤ T_A ≤ +125°C		TBD		mV
		I_L = 10 mA to V+[1]		TBD	200	mV
		−40°C ≤ T_A ≤ +125°C		TBD		mV
Short-Circuit Current	I_{SC}			±20		mA
Closed-Loop Output Impedance	Z_{OUT}	f = TBD kHz, A_V = 1		TBD		Ω
POWER SUPPLY						
Power Supply Rejection Ratio	PSRR	V_{SY} = 3.0 V to 18 V	130	TBD		dB
		−40°C ≤ T_A ≤ +125°C	TBD			dB
Supply Current per Amplifier	I_{SY}	I_O = 0 mA		TBD	725	µA
		−40°C ≤ T_A ≤ +125°C			TBD	µA
DYNAMIC PERFORMANCE						
Slew Rate	SR	R_L = 10 kΩ, C_L = 10 pF, A_V = 1		2.2		V/µs
Gain Bandwidth Product	GBP	V_{IN} = 10mVp-p, R_L = 10 kΩ, C_L = 10 pF, A_{VO} = 100		TBD		kHz
Unity-Gain Crossover	UGC	V_{IN} = 10mVp-p, R_L = 10 kΩ, C_L = 10 pF, A_{VO} = 1		4.5		MHz
−3 dB Closed-Loop Bandwidth	$f_{-3\ dB}$	V_{IN} = 10mVp-p, R_L = 10 kΩ, C_L = 10 pF, A_V = 1		TBD		kHz
Settling Time to 0.1%	t_s	V_{IN} = 1 V step, R_L = 10 kΩ, C_L = 10 pF		TBD		µs
Phase Margin	Φ_M	V_{IN} = 10mVp-p, R_L = 10 kΩ, C_L = 10 pF, A_{VO} = 1		TBD		Degrees
Channel Separation	CS	f = 10 kHz, R_L = 10 kΩ		TBD		dB
EMI Rejection Ratio of +IN x	EMIRR	V_{IN} = 100 mV_{PEAK}; f = 400 MHz, 900 MHz, 1800 MHz, 2400 MHz		TBD		dB
NOISE PERFORMANCE						

[1] Load Resistance for V_{OH} and V_{OL} testing can be calculated as $V_{SY}/I_L = R_L$ and can be approximated as: 3k Ω for I_L = 1 mA and 300 Ω for I_L = 10 mA with V_{SY} = 3.0V, 10k Ω for I_L = 1 mA and 1 kΩ for I_L = 10 mA with V_{SY} = 10V, and 18k Ω for I_L = 1 mA and 1.8 kΩ for I_L = 10 mA with V_{SY} = 18V.

Parameter	Symbol	Test Conditions/Comments	Min	Typ	Max	Unit
Total Harmonic Distortion + Noise	THD+N	G= +1, f = 20 Hz to 20 kHz, V_{IN} = TBD @ X kHz				
BW = 80 kHz				TBD		%
BW = 500 kHz				TBD		%
Peak-to-Peak Noise	e_n p-p	f = 0.1 Hz to 10 Hz		TBD		µV p-p
Voltage Noise Density	e_n	f = 1 kHz		18		nV/√Hz
		f = 10 kHz		12		nV/√Hz
Current Noise Density	i_n	f = 1 kHz		TBD		pA/√Hz

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	20.5 V
Input Voltage	(V–) – 300 mV to (V+) + 300 mV
Input Current[1]	±10 mA
Differential Input Voltage	$\pm V_{SY}$
Output Short-Circuit Duration to GND	Indefinite
Temperature Range	
Storage	−65°C to +150°C
Operating	−40°C to +125°C
Junction	−65°C to +150°C
Lead Temperature (Soldering, 60 sec)	300°C

[1] The input pins have clamp diodes to the power supply pins. Limit the input current to 10 mA or less whenever input signals exceed the power supply rail by 0.3 V.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages using a standard 4-layer JEDEC board. The exposed pad (LFCSP packages only) is soldered to the board.

Table 4. Thermal Resistance

Package Type	θ_{JA}	θ_{JC}	Unit
8-Lead MSOP (RM-8)	142	45	°C/W
8-Lead LFCSP (CP-8)	TBD	TBD	°C/W

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

NOTES

PR11366-0-2/13(PrA)