

Distributed by:



www.Jameco.com ♦ 1-800-831-4242

The content and copyrights of the attached
material are the property of its owner.

Jameco Part Number 1742663

1.5A, Low Noise, Fast Transient Response LDO Regulators

FEATURES

- **Optimized for Fast Transient Response**
- **Output Current: 1.5A**
- **Dropout Voltage: 340mV**
- **Low Noise: 40 μ V_{RMS} (10Hz to 100kHz)**
- **1mA Quiescent Current**
- No Protection Diodes Needed
- Controlled Quiescent Current in Dropout
- Fixed Output Voltages: 1.5V, 1.8V, 2.5V, 3.3V
- Adjustable Output from 1.21V to 20V
- <1 μ A Quiescent Current in Shutdown
- Stable with 10 μ F Output Capacitor*
- Stable with Ceramic Capacitors*
- Reverse Battery Protection
- No Reverse Current
- Thermal Limiting
- 5-Lead TO-220, DD, 3-Lead SOT-223 and 8-Lead SO Packages

APPLICATIONS

- 3.3V to 2.5V Logic Power Supplies
- Post Regulator for Switching Supplies

DESCRIPTION



The LT[®]1963A series are low dropout regulators optimized for fast transient response. The devices are capable of supplying 1.5A of output current with a dropout voltage of 340mV. Operating quiescent current is 1mA, dropping to <1 μ A in shutdown. Quiescent current is well controlled; it does not rise in dropout as it does with many other regulators. In addition to fast transient response, the LT1963A regulators have very low output noise which makes them ideal for sensitive RF supply applications.

Output voltage range is from 1.21V to 20V. The LT1963A regulators are stable with output capacitors as low as 10 μ F. Internal protection circuitry includes reverse battery protection, current limiting, thermal limiting and reverse current protection. The devices are available in fixed output voltages of 1.5V, 1.8V, 2.5V, 3.3V and as an adjustable device with a 1.21V reference voltage. The LT1963A regulators are available in 5-lead TO-220, DD, 3-lead SOT-223, 8-lead SO and 16-lead TSSOP packages.

LT, **LTC** and **LT** are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 6118263, 6144250.

* See Applications Information Section.

TYPICAL APPLICATION



LT1963A Series

ABSOLUTE MAXIMUM RATINGS (Note 1)

IN Pin Voltage	±20V	SHDN Pin Voltage	±20V
OUT Pin Voltage	±20V	Output Short-Circuit Duration	Indefinite
Input to Output Differential Voltage (Note 2)	±20V	Operating Junction Temperature Range	–40°C to 125°C
SENSE Pin Voltage	±20V	Storage Temperature Range	–65°C to 150°C
ADJ Pin Voltage	±7V	Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION

FRONT VIEW Q PACKAGE 5-LEAD PLASTIC DD *PIN 5 = SENSE FOR LT1963A-1.5/LT1963A-1.8/ LT1963A-2.5/LT1963A-3.3 = ADJ FOR LT1963A T_{JMAX} = 150°C, θ_{JA} = 30°C/W	FRONT VIEW T PACKAGE 5-LEAD PLASTIC TO-220 *PIN 5 = SENSE FOR LT1963A-1.5/LT1963A-1.8/ LT1963A-2.5/LT1963A-3.3 = ADJ FOR LT1963A T_{JMAX} = 150°C, θ_{JA} = 50°C/W	TOP VIEW FE PACKAGE 16-LEAD PLASTIC TSSOP EXPOSED PAD (PIN 17) IS GND. MUST BE SOLDERED TO THE PCB. T_{JMAX} = 150°C, θ_{JA} = 38°C/W *PIN 6 = SENSE FOR LT1963A-1.5/ LT1963A-1.8/LT1963A-2.5/ LT1963A-3.3 = ADJ FOR LT1963A	
ORDER PART NUMBER	ORDER PART NUMBER	ORDER PART NUMBER	FE PART MARKING
LT1963AEQ LT1963AEQ-1.5 LT1963AEQ-1.8 LT1963AEQ-2.5 LT1963AEQ-3.3	LT1963AET LT1963AET-1.5 LT1963AET-1.8 LT1963AET-2.5 LT1963AET-3.3	LT1963AEFE LT1963AEFE-1.5 LT1963AEFE-1.8 LT1963AEFE-2.5 LT1963AEFE-3.3	1963AEFE 1963AEFE15 1963AEFE18 1963AEFE25 1963AEFE33
FRONT VIEW ST PACKAGE 3-LEAD PLASTIC SOT-223 T_{JMAX} = 150°C, θ_{JA} = 50°C/W	TOP VIEW S8 PACKAGE 8-LEAD PLASTIC SO *PIN 2 = SENSE FOR LT1963A-1.5/LT1963A-1.8/ LT1963A-2.5/LT1963A-3.3 = ADJ FOR LT1963A T_{JMAX} = 150°C, θ_{JA} = 70°C/W		
ORDER PART NUMBER	ST PART MARKING	ORDER PART NUMBER	S8 PART MARKING
LT1963AEST-1.5 LT1963AEST-1.8 LT1963AEST-2.5 LT1963AEST-3.3	963A15 963A18 963A25 963A33	LT1963AES8 LT1963AES8-1.5 LT1963AES8-1.8 LT1963AES8-2.5 LT1963AES8-3.3	1963A 963A15 963A18 963A25 963A33
Order Options Tape and Reel: Add #TR Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/			

*Consult LTC Marketing for parts specified with wider operating temperature ranges.

1963afb

ELECTRICAL CHARACTERISTICS

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = 25^\circ\text{C}$. (Note 3)

PARAMETER	CONDITIONS			MIN	TYP	MAX	UNITS	
Minimum Input Voltage (Notes 4,12)	$I_{\text{LOAD}} = 0.5\text{A}$				1.9		V	
	$I_{\text{LOAD}} = 1.5\text{A}$		●		2.1	2.5	V	
Regulated Output Voltage (Note 5)	LT1963A-1.5	$V_{\text{IN}} = 2.21\text{V}$, $I_{\text{LOAD}} = 1\text{mA}$		1.477	1.500	1.523	V	
		$2.5\text{V} < V_{\text{IN}} < 20\text{V}$, $1\text{mA} < I_{\text{LOAD}} < 1.5\text{A}$	●	1.447	1.500	1.545	V	
	LT1963A-1.8	$V_{\text{IN}} = 2.3\text{V}$, $I_{\text{LOAD}} = 1\text{mA}$		1.773	1.800	1.827	V	
		$2.8\text{V} < V_{\text{IN}} < 20\text{V}$, $1\text{mA} < I_{\text{LOAD}} < 1.5\text{A}$	●	1.737	1.800	1.854	V	
	LT1963A-2.5	$V_{\text{IN}} = 3\text{V}$, $I_{\text{LOAD}} = 1\text{mA}$		2.462	2.500	2.538	V	
		$3.5\text{V} < V_{\text{IN}} < 20\text{V}$, $1\text{mA} < I_{\text{LOAD}} < 1.5\text{A}$	●	2.412	2.500	2.575	V	
	LT1963A-3.3	$V_{\text{IN}} = 3.8\text{V}$, $I_{\text{LOAD}} = 1\text{mA}$		3.250	3.300	3.350	V	
		$4.3\text{V} < V_{\text{IN}} < 20\text{V}$, $1\text{mA} < I_{\text{LOAD}} < 1.5\text{A}$	●	3.200	3.300	3.400	V	
ADJ Pin Voltage (Notes 4, 5)	LT1963A	$V_{\text{IN}} = 2.21\text{V}$, $I_{\text{LOAD}} = 1\text{mA}$		1.192	1.210	1.228	V	
		$2.5\text{V} < V_{\text{IN}} < 20\text{V}$, $1\text{mA} < I_{\text{LOAD}} < 1.5\text{A}$	●	1.174	1.210	1.246	V	
Line Regulation	LT1963A-1.5	$\Delta V_{\text{IN}} = 2.21\text{V}$ to 20V , $I_{\text{LOAD}} = 1\text{mA}$	●		2.0	6	mV	
	LT1963A-1.8	$\Delta V_{\text{IN}} = 2.3\text{V}$ to 20V , $I_{\text{LOAD}} = 1\text{mA}$	●		2.5	7	mV	
	LT1963A-2.5	$\Delta V_{\text{IN}} = 3\text{V}$ to 20V , $I_{\text{LOAD}} = 1\text{mA}$	●		3.0	10	mV	
	LT1963A-3.3	$\Delta V_{\text{IN}} = 3.8\text{V}$ to 20V , $I_{\text{LOAD}} = 1\text{mA}$	●		3.5	10	mV	
	LT1963A (Note 4)	$\Delta V_{\text{IN}} = 2.21\text{V}$ to 20V , $I_{\text{LOAD}} = 1\text{mA}$	●		1.5	5	mV	
Load Regulation	LT1963A-1.5	$V_{\text{IN}} = 2.5\text{V}$, $\Delta I_{\text{LOAD}} = 1\text{mA}$ to 1.5A			2	9	mV	
		$V_{\text{IN}} = 2.5\text{V}$, $\Delta I_{\text{LOAD}} = 1\text{mA}$ to 1.5A	●			18	mV	
	LT1963A-1.8	$V_{\text{IN}} = 2.8\text{V}$, $\Delta I_{\text{LOAD}} = 1\text{mA}$ to 1.5A			2	10	mV	
		$V_{\text{IN}} = 2.8\text{V}$, $\Delta I_{\text{LOAD}} = 1\text{mA}$ to 1.5A	●			20	mV	
	LT1963A-2.5	$V_{\text{IN}} = 3.5\text{V}$, $\Delta I_{\text{LOAD}} = 1\text{mA}$ to 1.5A			2.5	15	mV	
		$V_{\text{IN}} = 3.5\text{V}$, $\Delta I_{\text{LOAD}} = 1\text{mA}$ to 1.5A	●			30	mV	
	LT1963A-3.3	$V_{\text{IN}} = 4.3\text{V}$, $\Delta I_{\text{LOAD}} = 1\text{mA}$ to 1.5A			3	20	mV	
		$V_{\text{IN}} = 4.3\text{V}$, $\Delta I_{\text{LOAD}} = 1\text{mA}$ to 1.5A	●			35	mV	
Dropout Voltage $V_{\text{IN}} = V_{\text{OUT(NOMINAL)}}$ (Notes 6, 7, 12)	$I_{\text{LOAD}} = 1\text{mA}$	$I_{\text{LOAD}} = 1\text{mA}$			0.02	0.06	V	
		$I_{\text{LOAD}} = 1\text{mA}$	●			0.10	V	
	$I_{\text{LOAD}} = 100\text{mA}$	$I_{\text{LOAD}} = 100\text{mA}$			0.10	0.17	V	
		$I_{\text{LOAD}} = 100\text{mA}$	●			0.22	V	
	$I_{\text{LOAD}} = 500\text{mA}$	$I_{\text{LOAD}} = 500\text{mA}$			0.19	0.27	V	
$I_{\text{LOAD}} = 500\text{mA}$		●			0.35	V		
GND Pin Current $V_{\text{IN}} = V_{\text{OUT(NOMINAL)}} + 1\text{V}$ (Notes 6, 8)	$I_{\text{LOAD}} = 1.5\text{A}$	$I_{\text{LOAD}} = 1.5\text{A}$			0.34	0.45	V	
		$I_{\text{LOAD}} = 1.5\text{A}$	●			0.55	V	
		$I_{\text{LOAD}} = 0\text{mA}$	●		1.0	1.5	mA	
		$I_{\text{LOAD}} = 1\text{mA}$	●		1.1	1.6	mA	
		$I_{\text{LOAD}} = 100\text{mA}$	●		3.8	5.5	mA	
Output Voltage Noise	$C_{\text{OUT}} = 10\mu\text{F}$, $I_{\text{LOAD}} = 1.5\text{A}$, $\text{BW} = 10\text{Hz}$ to 100kHz	$I_{\text{LOAD}} = 500\text{mA}$	●		15	25	mA	
		$I_{\text{LOAD}} = 1.5\text{A}$	●		80	120	mA	
Output Voltage Noise	$C_{\text{OUT}} = 10\mu\text{F}$, $I_{\text{LOAD}} = 1.5\text{A}$, $\text{BW} = 10\text{Hz}$ to 100kHz			40		μV_{RMS}		
ADJ Pin Bias Current	(Notes 4, 9)			3	10	μA		
Shutdown Threshold	$V_{\text{OUT}} = \text{Off to On}$	●		0.90	2	V		
	$V_{\text{OUT}} = \text{On to Off}$	●	0.25	0.75		V		
$\overline{\text{SHDN}}$ Pin Current (Note 10)	$V_{\overline{\text{SHDN}}} = 0\text{V}$			0.01	1	μA		
	$V_{\overline{\text{SHDN}}} = 20\text{V}$			3	30	μA		
Quiescent Current in Shutdown	$V_{\text{IN}} = 6\text{V}$, $V_{\overline{\text{SHDN}}} = 0\text{V}$			0.01	1	μA		
Ripple Rejection	$V_{\text{IN}} - V_{\text{OUT}} = 1.5\text{V}$ (Avg), $V_{\text{RIPPLE}} = 0.5\text{V}_{\text{P-P}}$, $f_{\text{RIPPLE}} = 120\text{Hz}$, $I_{\text{LOAD}} = 0.75\text{A}$		55	63		dB		
Current Limit	$V_{\text{IN}} = 7\text{V}$, $V_{\text{OUT}} = 0\text{V}$			2		A		
	$V_{\text{IN}} = V_{\text{OUT(NOMINAL)}} + 1\text{V}$, $\Delta V_{\text{OUT}} = -0.1\text{V}$	●	1.6			A		

LT1963A Series

ELECTRICAL CHARACTERISTICS

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = 25^\circ\text{C}$. (Note 3)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Reverse Leakage Current (Note 13)	Q, T, S8 Packages $V_{IN} = -20\text{V}$, $V_{OUT} = 0\text{V}$ ST Package $V_{IN} = -20\text{V}$, $V_{OUT} = 0\text{V}$	●		1 2	mA mA
Reverse Output Current (Note 11)	LT1963A-1.5 $V_{OUT} = 1.5\text{V}$, $V_{IN} < 1.5\text{V}$ LT1963A-1.8 $V_{OUT} = 1.8\text{V}$, $V_{IN} < 1.8\text{V}$ LT1963A-2.5 $V_{OUT} = 2.5\text{V}$, $V_{IN} < 2.5\text{V}$ LT1963A-3.3 $V_{OUT} = 3.3\text{V}$, $V_{IN} < 3.3\text{V}$ LT1963A (Note 4) $V_{OUT} = 1.21\text{V}$, $V_{IN} < 1.21\text{V}$		600 600 600 600 300	1200 1200 1200 1200 600	μA μA μA μA μA

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: Absolute maximum input to output differential voltage can not be achieved with all combinations of rated IN pin and OUT pin voltages. With the IN pin at 20V, the OUT pin may not be pulled below 0V. The total measured voltage from IN to OUT can not exceed $\pm 20\text{V}$.

Note 3: The LT1963A regulators are tested and specified under pulse load conditions such that $T_J \approx T_A$. The LT1963A is 100% tested at $T_A = 25^\circ\text{C}$. Performance at -40°C and 125°C is assured by design, characterization and correlation with statistical process controls.

Note 4: The LT1963A (adjustable version) is tested and specified for these conditions with the ADJ pin connected to the OUT pin.

Note 5: Operating conditions are limited by maximum junction temperature. The regulated output voltage specification will not apply for all possible combinations of input voltage and output current. When operating at maximum input voltage, the output current range must be limited. When operating at maximum output current, the input voltage range must be limited.

Note 6: To satisfy requirements for minimum input voltage, the LT1963A (adjustable version) is tested and specified for these conditions with an

external resistor divider (two 4.12k resistors) for an output voltage of 2.4V. The external resistor divider will add a 300 μA DC load on the output.

Note 7: Dropout voltage is the minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage will be equal to: $V_{IN} - V_{\text{DROPOUT}}$.

Note 8: GND pin current is tested with $V_{IN} = V_{\text{OUT(NOMINAL)}} + 1\text{V}$ and a current source load. The GND pin current will decrease at higher input voltages.

Note 9: ADJ pin bias current flows into the ADJ pin.




Note 10: SHDN pin current flows into the SHDN pin.

Note 11: Reverse output current is tested with the IN pin grounded and the OUT pin forced to the rated output voltage. This current flows into the OUT pin and out the GND pin.

Note 12: For the LT1963A, LT1963A-1.5 and LT1963A-1.8 dropout voltage will be limited by the minimum input voltage specification under some output voltage/load conditions.


Note 13: For the ST package, the input reverse leakage current increases due to the additional reverse leakage current for the SHDN pin, which is tied internally to the IN pin.

TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS

Quiescent Current




1963 G04

LT1963A-1.5 Output Voltage




1963 G40

LT1963A-1.8 Output Voltage




1963 G05

LT1963A-2.5 Output Voltage




1963 G06

LT1963A-3.3 Output Voltage




1963 G07

LT1963A ADJ Pin Voltage




1963 G08

LT1963A-1.5 Quiescent Current




1963 G41

LT1963A-1.8 Quiescent Current



1963 G09


LT1963A-2.5 Quiescent Current




1963 G10

TYPICAL PERFORMANCE CHARACTERISTICS


LT1963A-3.3 Quiescent Current




LT1963A Quiescent Current




LT1963A-1.5 GND Pin Current




LT1963A-1.8 GND Pin Current




LT1963A-2.5 GND Pin Current




LT1963A-3.3 GND Pin Current




LT1963A GND Pin Current



LT1963A-1.5 GND Pin Current




LT1963A-1.8 GND Pin Current




TYPICAL PERFORMANCE CHARACTERISTICS

LT1963A-2.5 GND Pin Current




1963 G18

LT1963A-3.3 GND Pin Current




1963 G19

LT1963A GND Pin Current




1963 G20

GND Pin Current vs I_{LOAD}




1963 G21

SHDN Pin Threshold (On-to-Off)




1963 G22

SHDN Pin Threshold (Off-to-On)




1963 G23

SHDN Pin Input Current




1963 G24

SHDN Pin Input Current




1963 G25

ADJ Pin Bias Current




1963 G26


TYPICAL PERFORMANCE CHARACTERISTICS




1963 G27




1963 G28




1963 G29




1963 G30



1963 G31




1963 G32




1963 G33


TYPICAL PERFORMANCE CHARACTERISTICS



1963 G34





1963 G35




1063 G36

LT1963A-3.3 10Hz to 100kHz Output Noise



1963 G38



1963 G39

PIN FUNCTIONS

OUT: Output. The output supplies power to the load. A minimum output capacitor of $10\mu\text{F}$ is required to prevent oscillations. Larger output capacitors will be required for applications with large transient loads to limit peak voltage transients. See the Applications Information section for more information on output capacitance and reverse output characteristics.

SENSE: Sense. For fixed voltage versions of the LT1963A (LT1963A-1.5/LT1963A-1.8/LT1963A-2.5/LT1963A-3.3), the SENSE pin is the input to the error amplifier. Optimum regulation will be obtained at the point where the SENSE pin is connected to the OUT pin of the regulator. In critical applications, small voltage drops are caused by the resistance (R_P) of PC traces between the regulator and the load. These may be eliminated by connecting the SENSE pin to the output at the load as shown in Figure 1 (Kelvin Sense Connection). Note that the voltage drop across the external PC traces will add to the dropout voltage of the regulator. The SENSE pin bias current is $600\mu\text{A}$ at the nominal rated output voltage. The SENSE pin can be pulled below ground (as in a dual supply system where the regulator load is returned to a negative supply) and still allow the device to start and operate.

ADJ: Adjust. For the adjustable LT1963A, this is the input to the error amplifier. This pin is internally clamped to $\pm 7\text{V}$. It has a bias current of $3\mu\text{A}$ which flows into the pin. The ADJ pin voltage is 1.21V referenced to ground and the output voltage range is 1.21V to 20V .

SHDN: Shutdown. The $\overline{\text{SHDN}}$ pin is used to put the LT1963A regulators into a low power shutdown state. The

output will be off when the $\overline{\text{SHDN}}$ pin is pulled low. The $\overline{\text{SHDN}}$ pin can be driven either by 5V logic or open-collector logic with a pull-up resistor. The pull-up resistor is required to supply the pull-up current of the open-collector gate, normally several microamperes, and the $\overline{\text{SHDN}}$ pin current, typically $3\mu\text{A}$. If unused, the $\overline{\text{SHDN}}$ pin must be connected to V_{IN} . The device will be in the low power shutdown state if the $\overline{\text{SHDN}}$ pin is not connected.

IN: Input. Power is supplied to the device through the IN pin. A bypass capacitor is required on this pin if the device is more than six inches away from the main input filter capacitor. In general, the output impedance of a battery rises with frequency, so it is advisable to include a bypass capacitor in battery-powered circuits. A bypass capacitor in the range of $1\mu\text{F}$ to $10\mu\text{F}$ is sufficient. The LT1963A regulators are designed to withstand reverse voltages on the IN pin with respect to ground and the OUT pin. In the case of a reverse input, which can happen if a battery is plugged in backwards, the device will act as if there is a diode in series with its input. There will be no reverse current flow into the regulator and no reverse voltage will appear at the load. The device will protect both itself and the load.




Figure 1. Kelvin Sense Connection

APPLICATIONS INFORMATION

The LT1963A series are 1.5A low dropout regulators optimized for fast transient response. The devices are capable of supplying 1.5A at a dropout voltage of 350mV. The low operating quiescent current (1mA) drops to less than 1μA in shutdown. In addition to the low quiescent current, the LT1963A regulators incorporate several protection features which make them ideal for use in battery-powered systems. The devices are protected against both reverse input and reverse output voltages. In battery backup applications where the output can be held up by a backup battery when the input is pulled to ground, the LT1963A-X acts like it has a diode in series with its output and prevents reverse current flow. Additionally, in dual supply applications where the regulator load is returned to a negative supply, the output can be pulled below ground by as much as 20V and still allow the device to start and operate.

Adjustable Operation

The adjustable version of the LT1963A has an output voltage range of 1.21V to 20V. The output voltage is set by the ratio of two external resistors as shown in Figure 2. The device serves the output to maintain the voltage at the ADJ pin at 1.21V referenced to ground. The current in R1 is then equal to $1.21V/R1$ and the current in R2 is the current in R1 plus the ADJ pin bias current. The ADJ pin bias current, 3μA at 25°C, flows through R2 into the ADJ pin. The output voltage can be calculated using the formula in Figure 2. The value of R1 should be less than 4.17k to minimize errors in the output voltage caused by the ADJ pin bias current. Note that in shutdown the output is turned off and the divider current will be zero.

The adjustable device is tested and specified with the ADJ pin tied to the OUT pin for an output voltage of 1.21V. Specifications for output voltages greater than 1.21V will be proportional to the ratio of the desired output voltage to 1.21V: $V_{OUT}/1.21V$. For example, load regulation for an output current change of 1mA to 1.5A is –3mV typical at $V_{OUT} = 1.21V$. At $V_{OUT} = 5V$, load regulation is:

$$(5V/1.21V)(-3mV) = -12.4mV$$

Output Capacitors and Stability

The LT1963A regulator is a feedback circuit. Like any feedback circuit, frequency compensation is needed to




Figure 2. Adjustable Operation

make it stable. For the LT1963A, the frequency compensation is both internal and external—the output capacitor. The size of the output capacitor, the type of the output capacitor, and the ESR of the particular output capacitor all affect the stability.

In addition to stability, the output capacitor also affects the high frequency transient response. The regulator loop has a finite band width. For high frequency transient loads, recovery from a transient is a combination of the output capacitor and the bandwidth of the regulator. The LT1963A was designed to be easy to use and accept a wide variety of output capacitors. However, the frequency compensation is affected by the output capacitor and optimum frequency stability may require some ESR, especially with ceramic capacitors.

For ease of use, low ESR polytantalum capacitors (POSCAP) are a good choice for both the transient response and stability of the regulator. These capacitors have intrinsic ESR that improves the stability. Ceramic capacitors have extremely low ESR, and while they are a good choice in many cases, placing a small series resistance element will sometimes achieve optimum stability and minimize ringing. In all cases, a minimum of 10μF is required while the maximum ESR allowable is 3Ω.

The place where ESR is most helpful with ceramics is low output voltage. At low output voltages, below 2.5V, some ESR helps the stability when ceramic output capacitors are used. Also, some ESR allows a smaller capacitor value to be used. When small signal ringing occurs with ceramics due to insufficient ESR, adding ESR or increasing the capacitor value improves the stability and reduces the ringing. Table 1 gives some recommended values of ESR to minimize ringing caused by fast, hard current transitions.

APPLICATIONS INFORMATION

Table 1. Capacitor Minimum ESR

V _{OUT}	10μF	22μF	47μF	100μF
1.2V	20mΩ	15mΩ	10mΩ	5mΩ
1.5V	20mΩ	15mΩ	10mΩ	5mΩ
1.8V	15mΩ	10mΩ	10mΩ	5mΩ
2.5V	5mΩ	5mΩ	5mΩ	5mΩ
3.3V	0mΩ	0mΩ	0mΩ	5mΩ
≥ 5V	0mΩ	0mΩ	0mΩ	0mΩ

Figures 3 through 8 show the effect of ESR on the transient response of the regulator. These scope photos show the transient response for the LT1963A at three different output voltages with various capacitors and various values of ESR. The output load conditions are the same for all traces. In all cases there is a DC load of 500mA. The load steps up to 1A at the first transition and steps back to 500mA at the second transition.

At the worst case point of 1.2V_{OUT} with 10μF C_{OUT} (Figure 3), a minimum amount of ESR is required. While 20mΩ is enough to eliminate most of the ringing, a value closer to 50mΩ provides a more optimum response. At 2.5V output with 10μF C_{OUT} (Figure 4) the output rings at the transitions with 0Ω ESR but still settles to within 10mV in 20μs after the 0.5A load step. Once again a small value of ESR will provide a more optimum response.

At 5V_{OUT} with 10μF C_{OUT} (Figure 5) the response is well damped with 0Ω ESR.

With a C_{OUT} of 100μF at 0Ω ESR and an output of 1.2V (Figure 6), the output rings although the amplitude is only 20mV_{p-p}. With C_{OUT} of 100μF it takes only 5mΩ to 20mΩ of ESR to provide good damping at 1.2V output. Performance at 2.5V and 5V output with 100μF C_{OUT} shows similar characteristics to the 10μF case (see Figures 7-8). At 2.5V_{OUT} 5mΩ to 20mΩ can improve transient response. At 5V_{OUT} the response is well damped with 0Ω ESR.

Capacitor types with inherently higher ESR can be combined with 0mΩ ESR ceramic capacitors to achieve both good high frequency bypassing and fast settling time. Figure 9 illustrates the improvement in transient response that can be seen when a parallel combination of ceramic and POSCAP capacitors are used. The output voltage is at the worst case value of 1.2V. Trace A, is with a 10μF

ceramic output capacitor and shows significant ringing with a peak amplitude of 25mV. For Trace B, a 22μF/45mΩ POSCAP is added in parallel with the 10μF ceramic. The output is well damped and settles to within 10mV in less than 20μs.

For Trace C, a 100μF/35mΩ POSCAP is connected in parallel with the 10μF ceramic capacitor. In this case the peak output deviation is less than 20mV and the output settles in about 10μs. For improved transient response the value of the bulk capacitor (tantalum or aluminum electrolytic) should be greater than twice the value of the ceramic capacitor.

Tantalum and Poly tantalum Capacitors

There is a variety of tantalum capacitor types available, with a wide range of ESR specifications. Older types have ESR specifications in the hundreds of mΩ to several Ohms. Some newer types of polytantalum with multi-electrodes have maximum ESR specifications as low as 5mΩ. In general the lower the ESR specification, the larger the size and the higher the price. Polytantalum capacitors have better surge capability than older types and generally lower ESR. Some types such as the Sanyo TPE and TPB series have ESR specifications in the 20mΩ to 50mΩ range, which provide near optimum transient response.

Aluminum Electrolytic Capacitors

Aluminum electrolytic capacitors can also be used with the LT1963A. These capacitors can also be used in conjunction with ceramic capacitors. These tend to be the cheapest and lowest performance type of capacitors. Care must be used in selecting these capacitors as some types can have ESR which can easily exceed the 3Ω maximum value.

Ceramic Capacitors

Extra consideration must be given to the use of ceramic capacitors. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. The most common dielectrics used are Z5U, Y5V, X5R and X7R. The Z5U and Y5V dielectrics are good for providing high capacitances in a small package, but exhibit strong voltage and temperature coefficients as shown in Figures 10 and 11. When

APPLICATIONS INFORMATION




Figure 3




Figure 6




Figure 4




Figure 7




Figure 5




Figure 8




Figure 9

APPLICATIONS INFORMATION

used with a 5V regulator, a 10μF Y5V capacitor can exhibit an effective value as low as 1μF to 2μF over the operating temperature range. The X5R and X7R dielectrics result in more stable characteristics and are more suitable for use as the output capacitor. The X7R type has better stability across temperature, while the X5R is less expensive and is available in higher values.

Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor the stress can be induced by vibrations in the system or thermal transients.

“FREE” Resistance with PC Traces

The resistance values shown in Table 2 can easily be made using a small section of PC trace in series with the output capacitor. The wide range of non-critical ESR makes it

easy to use PC trace. The trace width should be sized to handle the RMS ripple current associated with the load. The output capacitor only sources or sinks current for a few microseconds during fast output current transitions. There is no DC current in the output capacitor. Worst case ripple current will occur if the output load is a high frequency (>100kHz) square wave with a high peak value and fast edges (< 1μs). Measured RMS value for this case is 0.5 times the peak-to-peak current change. Slower edges or lower frequency will significantly reduce the RMS ripple current in the capacitor.

This resistor should be made using one of the inner layers of the PC board which are well defined. The resistivity is determined primarily by the sheet resistance of the copper laminate with no additional plating steps. Table 2 gives some sizes for 0.75A RMS current for various copper thicknesses. More detailed information regarding resistors made from PC traces can be found in Application Note 69, Appendix A.

Table 2. PC Trace Resistors

		10mΩ	20mΩ	30mΩ
0.5oz C _U	Width	0.011" (0.28mm)	0.011" (0.28mm)	0.011" (0.28mm)
	Length	0.102" (2.6mm)	0.204" (5.2mm)	0.307" (7.8mm)
1.0oz C _U	Width	0.006" (0.15mm)	0.006" (0.15mm)	0.006" (0.15mm)
	Length	0.110" (2.8mm)	0.220" (5.6mm)	0.330" (8.4mm)
2.0oz C _U	Width	0.006" (0.15mm)	0.006" (0.15mm)	0.006" (0.15mm)
	Length	0.224" (5.7mm)	0.450" (11.4mm)	0.670" (17mm)




Figure 10. Ceramic Capacitor DC Bias Characteristics




Figure 11. Ceramic Capacitor Temperature Characteristics

APPLICATIONS INFORMATION

Overload Recovery

Like many IC power regulators, the LT1963A-X has safe operating area protection. The safe area protection decreases the current limit as input-to-output voltage increases and keeps the power transistor inside a safe operating region for all values of input-to-output voltage. The protection is designed to provide some output current at all values of input-to-output voltage up to the device breakdown.

When power is first turned on, as the input voltage rises, the output follows the input, allowing the regulator to start up into very heavy loads. During the start-up, as the input voltage is rising, the input-to-output voltage differential is small, allowing the regulator to supply large output currents. With a high input voltage, a problem can occur wherein removal of an output short will not allow the output voltage to recover. Other regulators, such as the LT1085, also exhibit this phenomenon, so it is not unique to the LT1963A-X.

The problem occurs with a heavy output load when the input voltage is high and the output voltage is low. Common situations are immediately after the removal of a short-circuit or when the shutdown pin is pulled high after the input voltage has already been turned on. The load line for such a load may intersect the output current curve at two points. If this happens, there are two stable output operating points for the regulator. With this double intersection, the input power supply may need to be cycled down to zero and brought up again to make the output recover.

Output Voltage Noise

The LT1963A regulators have been designed to provide low output voltage noise over the 10Hz to 100kHz bandwidth while operating at full load. Output voltage noise is typically $40\text{nV}/\sqrt{\text{Hz}}$ over this frequency bandwidth for the LT1963A (adjustable version). For higher output voltages (generated by using a resistor divider), the output voltage noise will be gained up accordingly. This results in RMS noise over the 10Hz to 100kHz bandwidth of $14\mu\text{V}_{\text{RMS}}$ for the LT1963A increasing to $38\mu\text{V}_{\text{RMS}}$ for the LT1963A-3.3.

Higher values of output voltage noise may be measured when care is not exercised with regard to circuit layout and testing. Crosstalk from nearby traces can induce

unwanted noise onto the output of the LT1963A-X. Power supply ripple rejection must also be considered; the LT1963A regulators do not have unlimited power supply rejection and will pass a small portion of the input noise through to the output.

Thermal Considerations

The power handling capability of the device is limited by the maximum rated junction temperature (125°C). The power dissipated by the device is made up of two components:

1. Output current multiplied by the input/output voltage differential: $(I_{\text{OUT}})(V_{\text{IN}} - V_{\text{OUT}})$, and
2. GND pin current multiplied by the input voltage: $(I_{\text{GND}})(V_{\text{IN}})$.

The GND pin current can be found using the GND Pin Current curves in the Typical Performance Characteristics. Power dissipation will be equal to the sum of the two components listed above.

The LT1963A series regulators have internal thermal limiting designed to protect the device during overload conditions. For continuous normal conditions, the maximum junction temperature rating of 125°C must not be exceeded. It is important to give careful consideration to all sources of thermal resistance from junction to ambient. Additional heat sources mounted nearby must also be considered.

For surface mount devices, heat sinking is accomplished by using the heat spreading capabilities of the PC board and its copper traces. Copper board stiffeners and plated through-holes can also be used to spread the heat generated by power devices.

The following tables list thermal resistance for several different board sizes and copper areas. All measurements were taken in still air on 1/16" FR-4 board with one ounce copper.

Table 3. Q Package, 5-Lead DD

COPPER AREA		BOARD AREA	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
TOPSIDE*	BACKSIDE		
2500mm ²	2500mm ²	2500mm ²	23°C/W
1000mm ²	2500mm ²	2500mm ²	25°C/W
125mm ²	2500mm ²	2500mm ²	33°C/W

*Device is mounted on topside

1963afb

APPLICATIONS INFORMATION

Table 4. SO-8 Package, 8-Lead SO

COPPER AREA		BOARD AREA	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
TOPSIDE*	BACKSIDE		
2500mm ²	2500mm ²	2500mm ²	55°C/W
1000mm ²	2500mm ²	2500mm ²	55°C/W
225mm ²	2500mm ²	2500mm ²	63°C/W
100mm ²	2500mm ²	2500mm ²	69°C/W

*Device is mounted on topside.

Table 5. SOT-223 Package, 3-Lead SOT-223

COPPER AREA		BOARD AREA	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
TOPSIDE*	BACKSIDE		
2500mm ²	2500mm ²	2500mm ²	42°C/W
1000mm ²	2500mm ²	2500mm ²	42°C/W
225mm ²	2500mm ²	2500mm ²	50°C/W
100mm ²	2500mm ²	2500mm ²	56°C/W
1000mm ²	1000mm ²	1000mm ²	49°C/W
1000mm ²	0mm ²	1000mm ²	52°C/W

*Device is mounted on topside.

T Package, 5-Lead TO-220

Thermal Resistance (Junction-to-Case) = 4°C/W

Calculating Junction Temperature

Example: Given an output voltage of 3.3V, an input voltage range of 4V to 6V, an output current range of 0mA to 500mA and a maximum ambient temperature of 50°C, what will the maximum junction temperature be?

The power dissipated by the device will be equal to:

$$I_{OUT(MAX)}(V_{IN(MAX)} - V_{OUT}) + I_{GND}(V_{IN(MAX)})$$

where,

$$I_{OUT(MAX)} = 500\text{mA}$$

$$V_{IN(MAX)} = 6\text{V}$$

$$I_{GND} \text{ at } (I_{OUT} = 500\text{mA}, V_{IN} = 6\text{V}) = 10\text{mA}$$

So,

$$P = 500\text{mA}(6\text{V} - 3.3\text{V}) + 10\text{mA}(6\text{V}) = 1.41\text{W}$$

Using a DD package, the thermal resistance will be in the range of 23°C/W to 33°C/W depending on the copper area. So the junction temperature rise above ambient will be approximately equal to:

$$1.41\text{W}(28^\circ\text{C/W}) = 39.5^\circ\text{C}$$

The maximum junction temperature will then be equal to the maximum junction temperature rise above ambient plus the maximum ambient temperature or:

$$T_{JMAX} = 50^\circ\text{C} + 39.5^\circ\text{C} = 89.5^\circ\text{C}$$

Protection Features

The LT1963A regulators incorporate several protection features which make them ideal for use in battery-powered circuits. In addition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the devices are protected against reverse input voltages, reverse output voltages and reverse voltages from output to input.

Current limit protection and thermal overload protection are intended to protect the device against current overload conditions at the output of the device. For normal operation, the junction temperature should not exceed 125°C.

The input of the device will withstand reverse voltages of 20V. Current flow into the device will be limited to less than 1mA (typically less than 100μA) and no negative voltage will appear at the output. The device will protect both itself and the load. This provides protection against batteries that can be plugged in backward.

The output of the LT1963A can be pulled below ground without damaging the device. If the input is left open circuit or grounded, the output can be pulled below ground by 20V. For fixed voltage versions, the output will act like a large resistor, typically 5k or higher, limiting current flow to typically less than 600μA. For adjustable versions, the output will act like an open circuit; no current will flow out of the pin. If the input is powered by a voltage source, the output will source the short-circuit current of the device and will protect itself by thermal limiting. In this case, grounding the SHDN pin will turn off the device and stop the output from sourcing the short-circuit current.

The ADJ pin of the adjustable device can be pulled above or below ground by as much as 7V without damaging the device. If the input is left open circuit or grounded, the ADJ pin will act like an open circuit when pulled below ground and like a large resistor (typically 5k) in series with a diode when pulled above ground.

In situations where the ADJ pin is connected to a resistor divider that would pull the ADJ pin above its 7V clamp

1963afb

APPLICATIONS INFORMATION

voltage if the output is pulled high, the ADJ pin input current must be limited to less than 5mA. For example, a resistor divider is used to provide a regulated 1.5V output from the 1.21V reference when the output is forced to 20V. The top resistor of the resistor divider must be chosen to limit the current into the ADJ pin to less than 5mA when the ADJ pin is at 7V. The 13V difference between OUT and ADJ pins divided by the 5mA maximum current into the ADJ pin yields a minimum top resistor value of 2.6k.

In circuits where a backup battery is required, several different input/output conditions can occur. The output voltage may be held up while the input is either pulled to ground, pulled to some intermediate voltage, or is left open circuit. Current flow back into the output will follow the curve shown in Figure 12.

When the IN pin of the LT1963A is forced below the OUT pin or the OUT pin is pulled above the IN pin, input current will typically drop to less than 2μA. This can happen if the

input of the device is connected to a discharged (low voltage) battery and the output is held up by either a backup battery or a second regulator circuit. The state of the SHDN pin will have no effect on the reverse output current when the output is pulled above the input.




Figure 12. Reverse Output Current


L1 = COILTRONICS CTX500-2-52
L2 = STANCOR P-8559
* = 1% FILM RESISTOR
—|> = NTE5437

1963 TA03


The schematic diagram illustrates a 3.3V LDO regulator circuit. The input voltage $V_{IN} > 3.7V$ is connected to the input of the first LT1963A-3.3 regulator (top). The output of this regulator is connected to the input of the second LT1963A-3.3 regulator (bottom). The output of the second regulator is connected to the non-inverting input of the LT1366 op-amp (pin 3). The op-amp is configured as a buffer, with its output (pin 1) connected to the output of the second regulator. The op-amp's inverting input (pin 2) is connected to ground (pin 4). The op-amp's output (pin 1) is also connected to the output of the second regulator. The output of the second regulator is connected to the output of the circuit, which is 3.3V. The circuit includes several resistors: $R1$ (0.01Ω), $R2$ (0.01Ω), $R3$ (2.2k), $R4$ (2.2k), $R5$ (1k), $R6$ (6.65k), and $R7$ (4.12k). It also includes capacitors: $C1$ (100μF), $C2$ (22μF), and $C3$ (0.01μF). The LT1963A-3.3 regulators have their SHDN pins connected to ground. The LT1366 op-amp has its non-inverting input (pin 3) connected to the output of the second regulator, its inverting input (pin 2) connected to ground, and its output (pin 1) connected to the output of the second regulator.

PACKAGE DESCRIPTION

Q Package
5-Lead Plastic DD Pak
 (Reference LTC DWG # 05-08-1461)



Q(DD5) 0502




RECOMMENDED SOLDER PAD LAYOUT
 NOTE:
 1. DIMENSIONS IN INCH/(MILLIMETER)
 2. DRAWING NOT TO SCALE

RECOMMENDED SOLDER PAD LAYOUT
 FOR THICKER SOLDER PASTE APPLICATIONS


PACKAGE DESCRIPTION

S8 Package
8-Lead Plastic Small Outline (Narrow .150 Inch)
 (Reference LTC DWG # 05-08-1610)





PACKAGE DESCRIPTION

ST Package
3-Lead Plastic SOT-223
 (Reference LTC DWG # 05-08-1630)



PACKAGE DESCRIPTION

T Package
5-Lead Plastic TO-220 (Standard)
 (Reference LTC DWG # 05-08-1421)




T5 (TO-220) 0399

PACKAGE DESCRIPTION

FE Package
16-Lead Plastic TSSOP (4.4mm)
 (Reference LTC DWG # 05-08-1663)

Exposed Pad Variation BB



NOTE:


1. CONTROLLING DIMENSION: MILLIMETERS
2. DIMENSIONS ARE IN MILLIMETERS (INCHES)
3. DRAWING NOT TO SCALE

4. RECOMMENDED MINIMUM PCB METAL SIZE FOR EXPOSED PAD ATTACHMENT

*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.150mm (0.006") PER SIDE

TYPICAL APPLICATIONS

Adjustable Current Source



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1129	700mA, Micropower, LDO	V_{IN} : 4.2V to 30V, $V_{OUT(MIN)}$ = 3.75V, V_{DO} = 0.40V, I_Q = 50µA, I_{SD} 16µA, DD, SOT-223, S8, TO220, TSSOP20 Packages
LT1175	500mA, Micropower, Negative LDO	V_{IN} : -20V to -4.3V, $V_{OUT(MIN)}$ = -3.8V, V_{DO} = 0.50V, I_Q = 45µA, I_{SD} 10µA, DD, SOT-223, PDIP8 Packages
LT1185	3A, Negative LDO	V_{IN} : -35V to -4.2V, $V_{OUT(MIN)}$ = -2.40V, V_{DO} = 0.80V, I_Q = 2.5mA, I_{SD} <1µA, TO220-5 Package
LT1761	100mA, Low Noise Micropower, LDO	V_{IN} : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.22V, V_{DO} = 0.30V, I_Q = 20µA, I_{SD} <1µA, ThinSOT Package
LT1762	150mA, Low Noise Micropower, LDO	V_{IN} : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.22V, V_{DO} = 0.30V, I_Q = 25µA, I_{SD} <1µA, MS8 Package
LT1763	500mA, Low Noise Micropower, LDO	V_{IN} : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.22V, V_{DO} = 0.30V, I_Q = 30µA, I_{SD} <1µA, S8 Package
LT1764/ LT1764A	3A, Low Noise, Fast Transient Response, LDO	V_{IN} : 2.7V to 20V, $V_{OUT(MIN)}$ = 1.21V, V_{DO} = 0.34V, I_Q = 1mA, I_{SD} <1µA, DD, TO220 Packages
LTC1844	150mA, Very Low Drop-Out LDO	V_{IN} : 6.5V to 1.6V, $V_{OUT(MIN)}$ = 1.25V, V_{DO} = 0.08V, I_Q = 40µA, I_{SD} < 1µA, ThinSOT Package
LT1962	300mA, Low Noise Micropower, LDO	V_{IN} : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.22V, V_{DO} = 0.27V, I_Q = 30µA, I_{SD} <1µA, MS8 Package
LT1963/ LT1963A	1.5A, Low Noise, Fast Transient Response, LDO	V_{IN} : 2.1V to 20V, $V_{OUT(MIN)}$ = 1.21V, V_{DO} = 0.34V, I_Q = 1mA, I_{SD} <1µA, DD, TO220, SOT-223, S8 Packages
LT1964	200mA, Low Noise Micropower, Negative LDO	V_{IN} : -0.9V to -20V, $V_{OUT(MIN)}$ = -1.21V, V_{DO} = 0.34V, I_Q = 30µA, I_{SD} 3µA, ThinSOT Package
LT3020	100mA, Low Voltage V_{LDO} , $V_{IN(MIN)}$ = 0.9V	V_{IN} : 0.9V to 10V, $V_{OUT(MIN)}$ = 0.20, V_{DO} = 0.15V, I_Q = 120µA, I_{SD} <3µA, DFN, MS8 Packages
LT3023	Dual, 2x 100mA, Low Noise Micropower, LDO	V_{IN} : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.22V, V_{DO} = 0.30V, I_Q = 40µA, I_{SD} <1µA, DFN, MS10 Packages
LT3024	Dual, 100mA/500mA, Low Noise Micropower, LDO	V_{IN} : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.22V, V_{DO} = 0.30V, I_Q = 60µA, I_{SD} <1µA, DFN, TSSOP Packages