


ABSOLUTE MAXIMUM RATINGS

(Note 1)

V_{CC}	-0.3V to 10V
V_{IN}	-0.3V to 33V
SW	-5V to 50V
NDRV	-0.3V to 13V
ITH, RUN/SS, V_{SOUT} , V_S^+ , V_S^- , REGSD	-0.3V to 7V
All Other Pins	-0.3V to 10V
Operating Temperature Range (Note 2)	
LTC3706EGN	-40°C to 85°C
LTC3706IGN	-40°C to 85°C
Junction Temperature (Note 3)	125°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3706EGN#PBF	LTC3706EGN#TRPBF	LTC3706EGN	24-Lead Plastic SSOP	-40°C to 85°C
LTC3706IGN#PBF	LTC3706IGN#TRPBF	LTC3706IGN	24-Lead Plastic SSOP	-40°C to 85°C
LEAD BASED FINISH	TAPE AND REEL	PART MARKING	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3706EGN	LTC3706EGN#TR	LTC3706EGN	24-Lead Plastic SSOP	-40°C to 85°C
LTC3706IGN	LTC3706IGN#TR	LTC3706IGN	24-Lead Plastic SSOP	-40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandreel/>

ELECTRICAL CHARACTERISTICS

The ● indicates specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{CC} = 7\text{V}$, $V_{IN} = 15\text{V}$, $\text{GND} = \text{PGND} = 0\text{V}$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Main Control Loop							
V_{FB}	Regulated Feedback Voltage	(Note 4) $\text{ITH} = 1.2\text{V}$	●	0.594	0.600	0.606	V
I_{FB}	Feedback Input Current	(Note 4)			2	100	nA
$\Delta V_{FB(\text{LINREG})}$	Feedback Voltage Line Regulation	$V_{IN} = 6\text{V}$ to 30V , $\text{ITH} = 1.2\text{V}$			0.001		%/V
$\Delta V_{FB(\text{LOADREG})}$	Feedback Voltage Load Regulation	Measured in Servo Loop, $\text{ITH} = 0.5\text{V}$ to 2V	●		-0.01	-0.1	%
V_{ISMAX}	Maximum Current Sense Threshold	R_{SENSE} Mode, $0\text{V} < V_{\text{IS}}^- < 5\text{V}$ $V_{\text{IS}}^- = V_{CC}$, $0\text{V} < V_{\text{IS}}^+ < 2\text{V}$ (CT Mode)		68 1.15	78 1.28	88 1.4	mV V
V_{ISOC}	Over-Current Shutdown Threshold	R_{SENSE} Mode, $0\text{V} < V_{\text{IS}}^- < 5\text{V}$ $V_{\text{IS}}^- = V_{CC}$, $0\text{V} < V_{\text{IS}}^+ < 2\text{V}$ (CT Mode)		87 1.45	100 1.65	113 1.85	mV V
g_m	Transconductance Amplifier g_m			2.40	2.75	3.10	mS
$I_{\text{RUN/SS(C)}}$	Soft-Start Charge Current	$V_{\text{RUN/SS}} = 2\text{V}$		-4	-5	-6	μA
$I_{\text{RUN/SS(D)}}$	Soft-Start Discharge Current				3		μA
$V_{\text{RUN/SS}}$	RUN/SS Pin ON Threshold	$V_{\text{RUN/SS}}$ Rising	●	0.4	0.45	0.5	V
$t_{\text{ON,MIN}}$	Minimum ON Time				200		ns
FG, SG R_{UP}	FG, SG Driver Pull-Up On Resistance	FG, SG Low			1.5	2.3	Ω
FG, SG R_{DOWN}	FG, SG Driver Pull-Down On Resistance	FG, SG High			1.5	2.3	Ω
PT^+ , PT^- R_{UP}	PT^+ , PT^- Driver Pull-Up Resistance	PT^+ , PT^- Low			1.5	2.3	Ω
PT^+ , PT^- R_{DOWN}	PT^+ , PT^- Driver Pull-Down Resistance	PT^+ , PT^- High			1.5	2.3	Ω
$\Delta V_{\text{FB(OV)}}$	Output Overvoltage Threshold	V_{FB} Rising		15	17	19	%
V_{CC} Supply							
V_{CCOP}	Operating Voltage Range			5		10	V
V_{CCREG}	Regulated Output Voltage			6.6	7.0	7.4	V
I_{CC}	Supply Current Operating Shutdown	$f_{\text{OSC}} = 200\text{kHz}$ (Note 5) $V_{\text{RUN/SS}} = \text{GND}$			4.2 240		mA μA
V_{UVLO}	UV Lockout	V_{CC} Rising	●	4.52	4.60	4.70	V
V_{HYS}	UV Hysteresis				0.4		V
V_{IN} Supply							
V_{INOP}	Operating Voltage Range			5		30	V
I_{IN}	Supply Current Normal Mode Shutdown	$f_{\text{OSC}} = 200\text{kHz}$ $V_{\text{RUN/SS}} = \text{GND}$			900 460		μA μA
V_{INUVLO}	UV Lockout	V_{IN} Rising	●	3.90	4.30	4.51	V
V_{INHYS}					0.2		V
V_{REGSD}	REGSD Shutdown Threshold	V_{REGSD} Rising			4		V
$g_{m,\text{REGSD}}$	REGSD Transconductance				5		μS

ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Oscillator and Phase-Locked Loop						
I_{FS}	FS/SYNC Pin Sourcing Current			20		μA
f_{LOW}	Oscillator Low Frequency Set Point	$V_{FS/SYNC} = GND$	170	200	230	kHz
f_{HIGH}	Oscillator High Frequency Set Point	$V_{FS/SYNC} = VCC$	255	300	345	kHz
$\Delta f (R_{FS})$	Oscillator Resistor Set Accuracy	$75k\Omega < R_{FS/SYNC} < 175k\Omega$	-20		20	%
$f_{PLL(MAX)}$	Maximum PLL Sync Frequency			500		kHz
$f_{PLL(MIN)}$	Minimum PLL Sync Frequency			75		kHz
PGOOD Output						
$V_{FBH}/0.6$	Power Good Upper Threshold	V_{FB} Rising	115	117	119	%
$V_{FBL1}/0.6$	Power Good Lower Threshold	V_{FB} Rising	91.5	93	94.5	%
$V_{FBL2}/0.6$	Power Good Lower Threshold	V_{FB} Falling	89.5	91	92.5	%
Differential Amplifier ($V_{SENSE AMP}$)						
ADA	Gain	$V_S^- = GND, 1V \leq V_S^+ \leq 5V$	0.994	1	1.006	V/V
CMRR DA	Common Mode Rejection Ratio			75		dB
R_{IN}	Input Resistance			80		$k\Omega$
f_{BW}	-3dB Bandwidth			3		MHz

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTC3706E is guaranteed to meet the performance specifications over the 0°C to 85°C operating temperature range. Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3706I is guaranteed and tested over the full -40°C to 85°C operating temperature range.

Note 3: Junction temperature T_J (in °C) is calculated from the ambient temperature T_A and the average power dissipation P_D (in Watts) by the formula:

$$T_J = T_A + \theta_{JA} \cdot P_D$$


Refer to the Applications Information section for details.

Note 4: The LTC3706 is tested in a feedback loop that servos V_{FB} to a voltage near the internal 0.6V reference voltage to obtain the specified ITH voltage ($V_{ITH} = 1.2V$).


Note 5: Operating supply current is measured in test mode. Dynamic supply current is higher due to the internal gate charge being delivered at the switching frequency. See Typical Performance Characteristics.

TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, unless otherwise noted.


V_{CC} Supply Current vs Input Voltage




V_{CC} Regulator Output Voltage vs Temperature




Maximum Current Sense Threshold vs Duty Cycle




Maximum Current Sense Threshold vs ITH Voltage




IS Pins Source Current




IS Pins Source Current vs Temperature




Maximum Current Sense Threshold vs Temperature



RUN/SS ON Threshold vs Temperature




Oscillator Frequency vs Temperature




TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, unless otherwise noted.

Oscillator Frequency vs R_{FS}




3706 G09

REGSD Shutdown Threshold vs Temperature




3706 G10

FB Voltage vs Temperature




3706 G15

FB Voltage Line Regulation




3706 G11

Undervoltage Lockout vs Temperature




3706 G16

Gate Driver On-Resistance vs V_{CC}




3706 G12

Gate Driver On-Resistance vs Temperature




3706 G13

Efficiency (Figure 5)



3706 G17

Load Step (Figure 5)



3706 G18

PIN FUNCTIONS

SG (Pin 1): Gate Drive for the “Synchronous” MOSFET.

FG (Pin 2): Gate Drive for the “Forward” MOSFET.

PGOOD (Pin 3): Open-Drain Power Good Output. The FB pin is monitored to ensure that the output is in regulation. When the output is not in regulation, the PGOOD pin is pulled low.

MODE (Pin 4): Tie to either GND or V_{CC} to set the maximum duty cycle at either 50% or 75% respectively. Tie to ground through either a 200k or 100k resistor (50% or 75% maximum duty cycle) to disable pulse encoding. In this mode, normal PWM signals will be generated at the PT^+ pin, while a clock signal is generated at the PT^- pin.

PHASE (Pin 5): Control Input to the Phase Selector. This pin determines the phasing of the controller CLK relative to the synchronizing signal at the FS/SYNC pin.

FB (Pin 6): The Inverting Input of the Main Loop Error Amplifier.

ITH (Pin 7): The Output of the Main Loop Error Amplifier. Place compensation components between the ITH pin and GND.

RUN/SS (Pin 8): Combination Run Control and Soft-Start Inputs. A capacitor to ground sets the ramp time of the output voltage. Holding this pin below 0.4V causes the IC to shut down all internal circuitry.

V_{SOUT} , V_S^+ , V_S^- (Pins 9, 10, 11): V_{SOUT} is the output of a precision, unity-gain differential amplifier. Tie V_S^+ and V_S^- to the output of the main DC/DC converter to achieve true remote differential sensing. This allows DCR error effects to be minimized.

GND (Pin 12): Signal Ground.

FS/SYNC (Pin 13): Combination Frequency Set and SYNC pin. Tie to GND or V_{CC} to run at 200kHz and 300kHz respectively. Place a single resistor to ground at this pin to set the frequency between 100kHz and 500kHz. To synchronize, drive this pin with a clock signal to achieve PLL synchronization from 75kHz to 500kHz. Sources 20 μ A of current.

SLP (Pin 14): Slope Compensation Input. Place a single resistor to ground to set the desired amount of slope compensation.

I_S^- (Pin 15): Negative Input to the Current Sense Circuit. When using current sense transformers, this pin may be tied to V_{CC} for single-ended sensing with a 1.28V maximum current trip level.

I_S^+ (Pin 16): Positive Input to the Current Sense Circuit. Connect to the positive end of a current sense resistor or to the output of a current sense transformer.

REGSD (Pin 17): This pin is used to prevent overheating of the external linear regulator pass device that generates the V_{CC} supply voltage from the V_{IN} voltage. A current proportional to the voltage across the external pass device flows out of this pin. The IC shuts down the linear regulator when the voltage on this pin exceeds 4V. Place a resistor (or a resistor and capacitor in parallel) between this pin and GND to limit the temperature rise of the external pass device.

NDRV (Pin 18): Drive Output for the External Pass Device of the V_{CC} Linear Regulator. Connect to the base (NPN) or gate (NMOS) of an external N-type device.

V_{IN} (Pin 19): Connect to a higher voltage bias supply, typically the output of a peak detected bias winding. When not used, tie together with the V_{CC} and NDRV pins.


SW (Pin 20): Connect to the drain of the “synchronous” MOSFET. This input is used for adaptive shoot-through prevention and leading edge blanking.

PT^- , PT^+ (Pins 21, 22): Pulse Transformer Driver Outputs. For most applications, these connect to a pulse transformer (with a series DC blocking capacitor). The PWM information is multiplexed together with DC power and sent through a single pulse transformer to the primary side. This information may be decoded by the LTC3705 gate driver and primary-side controller.

PGND (Pin 23): Gate Driver Ground Pin.

V_{CC} (Pin 24): Main V_{CC} Input for all Driver and Control Circuitry.

BLOCK DIAGRAM



OPERATION

Main Control Loop

The LTC3706 is designed to work in a constant frequency, current mode 2-transistor forward converter. During normal operation, the primary-side MOSFETs (both top and bottom) are “clocked” on together with the forward MOSFET on the secondary side. This applies the reflected input voltage across the inductor on the secondary side. When the current in the inductor has ramped up to the peak value as commanded by the voltage on the ITH pin, the current sense comparator is tripped, turning off the primary-side and forward MOSFETs. To avoid turning on the synchronous MOSFET prematurely and causing shoot-through, the voltage on the SW pin is monitored. This voltage will usually fall below 0V soon after the primary-side MOSFETs have turned completely off. When this condition is detected, the synchronous MOSFET is quickly turned on, causing the inductor current to ramp back downwards. The error amplifier senses the output voltage, and adjusts the ITH voltage to obtain the peak current needed to maintain the desired main-loop output voltage. The LTC3706 always operates in a continuous current, synchronous switching mode. This ensures a rapid transient response as well as a stable bias supply voltage at light loads. A maximum duty cycle (either 50% or 75%) is internally set via clock dividers to prevent saturation of the main transformer. In the event of an overvoltage on the output, the synchronous MOSFET is quickly turned on to help protect critical loads from damage.

Gate Drive Encoding

Since the LTC3706 controller resides on the secondary side of an isolation barrier, communication to the primary-side power MOSFETs is generally done through a transformer. Moreover, it is often necessary to generate a low voltage bias supply for the primary-side gate drive circuitry. In order to reduce the number of isolated windings present in the system, the LTC3706 uses a proprietary scheme to encode the PWM gate drive information and multiplex

it together with bias power for the primary-side drive and control, using a single pulse transformer. Note that, unlike optoisolators and other modulation techniques, this multiplexing scheme does not introduce a significant time delay into the system.

For most forward converter applications, the PT⁺ and PT⁻ outputs will contain a pulse-encoded PWM signal. These outputs are driven in a complementary fashion with an essentially constant 50% duty cycle. This results in a stable volt-second balance as well as an efficient transfer of bias power across the pulse transformer. As shown in Figure 1, the beginning of the positive half-cycle coincides with the turn-on of the primary-side MOSFETs. Likewise, the beginning of the negative half-cycle coincides with the maximum duty cycle (forced turn-off of primary switches). At the appropriate time during the positive half-cycle, the end of the “on” time (PWM going LOW) is signaled by briefly applying a zero volt differential across the pulse transformer. Figure 1 illustrates the operation of this multiplexing scheme.

The LTC3705 primary-side controller and gate driver will decode this PWM information as well as extract the power needed for primary-side gate drive.

Self-Starting Architecture

When the LTC3706 is used in conjunction with the LTC3705 primary-side controller and gate driver, a complete self-starting isolated supply is formed. When input voltage is first applied in such an application, the LTC3705 will begin switching in an “open-loop” fashion, causing the main output to slowly ramp upwards. This is the primary-side soft-start mode. On the secondary side, the LTC3706 derives its operating bias voltage from a peak-charged capacitor. This peak-charged voltage will rise more rapidly than the main output of the converter, so that the LTC3706 will become operational well before the output voltage has reached its final value.

OPERATION




Figure 1: Gate Drive Encoding Scheme ($V_{MODE} = GND$)

When the LTC3706 has adequate operating voltage, it will begin the procedure of assuming control from the primary side. To do this, it first measures the voltage on the power supply's main output and then automatically advances its own soft-start voltage to correspond to the main output voltage. This ensures that the output voltage increases monotonically as the soft-start control is transferred from primary to secondary. The LTC3706 then begins sending PWM signals to the LTC3705 on the primary side through a pulse transformer. When the LTC3705 has detected a stable signal from the secondary controller, it transfers control of the primary switches over to the LTC3706, beginning the secondary-side soft-start mode. The LTC3706 continues in this mode until the output voltage has ramped up to its final value. If for any reason, the LTC3706 either stops sending (or initially fails to send) PWM information to the LTC3705, the LTC3705 will detect a FAULT and initiate a soft-start retry. (See the LTC3705 data sheet.)

Slope Compensation

Slope compensation is added at the input of the PWM comparator to improve stability and noise margin of the peak current control loop. The amount of slope compensation can be selected from one of five preprogrammed values using the SLP pin as shown in Table 1. Note that

the amount of slope compensation doubles when the duty cycle exceeds 50%.

Table 1

SLP PIN	SLOPE ($D < 0.5$)	SLOPE ($D > 0.5$)
GND	$0.05 \cdot I_{SMAX} \cdot f_{OSC}$	$0.1 \cdot I_{SMAX} \cdot f_{OSC}$
V_{CC}	None	None
400k Ω to GND	$0.1 \cdot I_{SMAX} \cdot f_{OSC}$	$0.2 \cdot I_{SMAX} \cdot f_{OSC}$
200k Ω to GND	$0.15 \cdot I_{SMAX} \cdot f_{OSC}$	$0.3 \cdot I_{SMAX} \cdot f_{OSC}$
100k Ω to GND	$0.25 \cdot I_{SMAX} \cdot f_{OSC}$	$0.5 \cdot I_{SMAX} \cdot f_{OSC}$
50k Ω to GND	$0.5 \cdot I_{SMAX} \cdot f_{OSC}$	$1.0 \cdot I_{SMAX} \cdot f_{OSC}$

In Table 1 above, I_{SMAX} is the maximum current limit, and f_{OSC} is the switching frequency.

Current Sensing and Current Limit

For current sensing, the LTC3706 supports either a current sense resistor or a current sense transformer. The current sense resistor may either be placed in series with the inductor (either high side or ground lead sensing), or in the source of the “forward” switch. If a current sense transformer is used, the I_S^- input should be tied to V_{CC} and the I_S^+ pin to the output of the current sense transformer. This causes the gain of the internal current sense amplifier to be reduced by a factor of 16 $\times$, so that the maximum current sense voltage (current limit) is increased from 78mV to 1.28V. An internal, adaptive leading edge blanking circuit ensures clean operation for “switch” current sensing applications.

Current limit is achieved in the LTC3706 by limiting the maximum voltage excursion of the error signal (ITH voltage). Note that if slope compensation is used, the precise value at which current limit occurs will be a function of duty cycle (See Typical Performance Characteristics). If a short circuit is applied, an independent overcurrent comparator may be tripped. In this case, the LTC3706 will enter a “hiccup” mode using the soft-start circuitry.

OPERATION

Frequency Setting and Synchronization

The LTC3706 uses a single pin to set the operating frequency, or to synchronize the internal oscillator to a reference clock with an on-chip phase-locked loop (PLL). The FS pin may be tied to GND, V_{CC} or have a single resistor to GND to set the switching frequency. If a clock signal ($>2V$) is detected at the FS pin, the LTC3706 will automatically synchronize to the rising edge of the reference clock. Table 2 summarizes the operation of the FS pin.

For synchronization between multiple LTC3706s, the PT^+ pin of one LTC3706 can be used as a master clock reference and tied to the FS pin of the other LTC3706s.

Table 2

FS PIN	SWITCHING FREQUENCY
GND	200kHz
V_{CC}	300kHz
R_{FS} to GND	$f_{OSC} (Hz) = 4R_{FS} - 200k$
Reference Clock	$f_{OSC} = f_{REF}$ (75kHz to 500kHz)

This will cause all LTC3706's to operate at the same frequency. The phase angle of each LTC3706 that is being synchronized can be set by using the PHASE pin. This pin can be tied to GND, V_{CC} or have a single resistor to V_{CC} to set the phase angle (delay) of the internal oscillator relative to the incoming sync signal on the FS pin. Any one of five preset values can be selected as summarized in Table 3.

Table 3

PHASE PIN	LTC3706 PHASE DELAY
GND	0°
V_{CC}	180°
200k Ω to V_{CC}	60°
100k Ω to V_{CC}	90°
50k Ω to V_{CC}	120°

Soft-Start

The soft-start circuitry has five functions: 1) to provide a shutdown, 2) to provide a smooth ramp on the output voltage during start-up, 3) to limit the output current in a short-circuit situation by entering a hiccup mode, 4) to limit the maximum power dissipation in the external linear regulator via the REGSD pin, and 5) to communicate fault and shutdown information between multiple LTC3706s in a PolyPhase application.

When the RUN/SS pin is pulled to GND, the chip is placed into shutdown mode. If this pin is released, the RUN/SS pin is initially charged with a 50 μA current source. After the RUN/SS pin gets above 0.5V, the chip is enabled. At the instant that the LTC3706 is first enabled, the RUN/SS voltage is rapidly preset to a voltage that will correspond to the main output voltage of the DC/DC converter. (See the Self-Starting Architecture section.) After this preset interval has completed, the normal soft-start interval begins and the charging current is reduced to 5 μA . The external soft-start voltage is used to internally ramp up the 0.6V reference (positive) input to the error amplifier. When fully charged, the RUN/SS voltage remains at 3V.

In the event that the sensed switch or inductor current exceeds the overcurrent trip threshold, an internal fault latch is tripped. This latch is also tripped when the REGSD voltage exceeds 4V (see the Linear Regulator section). When such a fault is detected, the LTC3706 immediately goes to zero duty cycle and initiates a soft-start retry. Prior to discharging the soft-start capacitor, however, the LTC3706 first puts a voltage pulse on the RUN/SS pin, which trips the fault latch in any other LTC3706 that shares the RUN/SS. This ensures an orderly shutdown of all phases in a PolyPhase application. After the soft-start capacitor is fully discharged, the LTC3706 attempts a restart. If the fault is persistent, the system enters a "hiccup" mode.

OPERATION

Note that in self-starting secondary-side control applications (with the LTC3705), the presence of the LTC3706 bias voltage is dependent upon the regular switching of the primary-side MOSFETs. Therefore, depending on the details of the application circuit, the LTC3706 may lose its bias voltage after a fault has been detected and before completing a soft-start retry. In this case, the “hiccup-mode” operation is actually governed by the LTC3705 soft-start circuitry. (See the LTC3705 data sheet.)

Drive Mode and Maximum Duty Cycle

Although the LTC3706 is primarily intended to be used with the LTC3705 in 2-transistor forward applications, the MODE pin provides the flexibility to use the LTC3706 in a wide variety of additional applications. This pin can be used to defeat the gate drive encoding scheme, as well as change the maximum duty cycle from its default value of 50%. The use of the MODE pin is summarized in Table 4.

When the gate drive encoding scheme is defeated, a standard PWM-style signal will be present at the PT⁺ pin and a reference clock (in phase with the PWM signal) will be present at the PT⁻ pin. These outputs can be used in “standalone” applications (without the LTC3705) to drive the gates of MOSFETs in a conventional manner.

Table 4

MODE PIN	PT ⁺ /PT ⁻ Mode (MAX DUTY CYCLE)	INTENDED APPLICATION
GND	Encoded PWM (D _{MAX} = 50%)	2-Switch Forward with LTC3705
V _{CC}	Encoded PWM (D _{MAX} = 75%)	1-Switch Forward
200kΩ to GND	Standard PWM (D _{MAX} = 50%)	2-Switch Forward Standalone
100kΩ to GND	Standard PWM (D _{MAX} = 75%)	1-Switch Forward Standalone

Power Good/Overvoltage Protection

This circuit monitors the voltage on the FB input. The open-drain PGOOD output will be logic high if the voltage on the FB pin is within +17%/–7% of 0.6V. If the voltage on the FB pin exceeds 117% of 0.6V (0.7V), an overvoltage (OVP) is detected. For overvoltage protection, the secondary-side synchronous MOSFET is turned on while all other MOSFETs are turned off. This protection mode is not latched, so that the overvoltage detection is cleared if the FB voltage falls below 115% of 0.6V (0.69V).

Linear Regulator Operation

The LTC3706 provides a linear regulator controller that drives an external N-type pass device. This controller is used to create a 7V DC bias from the peak-charged secondary bias voltage (8V to 30V). Internal divider resistors are used to establish a regulation voltage of 7V at the V_{CC} pin. An auxiliary bias supply with a regulated voltage greater than 7V may be applied to the V_{CC} pin to bypass (bootstrap) the linear regulator. This improves efficiency and also helps to avoid overheating the linear regulator pass device.

Thermal protection for the linear regulator pass device is also provided by means of the REGSD pin. A current is sourced from this pin that is proportional to the voltage across the linear regulator pass device (V_{IN} – V_{CC}). Since the V_{CC} load current is essentially constant for a given switching frequency and choice of power MOSFETs, the power dissipated in the external pass device will only vary with the voltage across it. Thus, a single resistor may be placed between the REGSD pin and GND to develop a voltage that is proportional to the power in the external pass device. An additional parallel capacitor can also be used to account for the thermal time constant associated with the external pass device itself. When the voltage on the REGSD pin exceeds 4V, an overtemperature fault occurs and the LTC3706 attempts a soft-start retry.

OPERATION

Slave Mode Operation

When two or more LTC3706 devices are used in PolyPhase systems, one device becomes the “master” controller, while the others are used as “slaves.” Slave mode is activated by connecting the FB pin to V_{CC} . In this mode, the ITH pin becomes a high impedance input, allowing it to be driven by

the master controller. In this way, equal inductor currents are established in each of the individual phases. Also, in slave mode the soft-start charge/discharge currents are disabled, allowing the master device to control the charging and discharging of the soft-start capacitor.

APPLICATIONS INFORMATION

Start-Up Considerations

In self-starting applications, the LTC3705 will initially begin the soft-start of the converter in an open-loop fashion. After bias is obtained on the secondary side, the LTC3706 assumes control and completes the soft-start interval. In order to ensure that control is properly transferred from the LTC3705 (primary-side) to the LTC3706 (secondary-side), it is necessary to limit the rate of rise on the primary-side soft-start ramp so that the LTC3706 has adequate time to wake up and assume control before the output voltage gets too high. This condition is satisfied for many applications if the following relationship is maintained:

$$C_{SS, SEC} \leq C_{SS, PRI}$$

However, care should be taken to ensure that soft-start transfer from primary-side to secondary-side is completed well before the output voltage reaches its target value. A good design goal is to have the transfer completed when the output voltage is less than one-half of its target value. Note that the fastest output voltage rise time during primary-side soft-start mode occurs with maximum input voltage and minimum load current.

The open-loop start-up frequency on the LTC3705 is set by placing a resistor from the FB/IN⁺ pin to GND. Although the exact start-up frequency on the primary side is not critical, it is generally good practice to set this approximately equal to the operating frequency on the secondary

side. The FS/IN⁻ start-up resistor for the LTC3705 may be selected using the following:

$$f_{PRI}(Hz) = \frac{3.2 \cdot 10^{10}}{R_{FS/IN^-} + 10k}$$

In the event that the secondary-side circuitry fails to properly start up and assume control of switching, there are several fail-safe mechanisms to help avoid overvoltage conditions. First, the LTC3705 contains a volt-second clamp that will keep the primary-side duty cycle at a level that cannot produce an overvoltage condition. Second, the LTC3705 contains a time-out feature that will detect a FAULT if the LTC3706 fails to start up and deliver PWM signals to the primary side. Finally, the LTC3706 has an independent overvoltage detection circuit that will crowbar the output of the DC/DC converter using the synchronous MOSFET switch.

In the event that a short circuit is applied to the output of the DC/DC converter prior to start-up, the LTC3706 will generally not receive enough bias voltage to operate. In this case, the LTC3705 will detect a FAULT for one of two reasons: 1) the start-up time-out feature will be activated since the LTC3706 never sends signals to the primary side or 2) the primary-side overcurrent circuit will be tripped because of current buildup in the output inductor. In either case, the LTC3705 will initiate a shutdown followed by a soft-start retry. See the LTC3705 data sheet for further details.

APPLICATIONS INFORMATION

The REGSD resistor should be selected based upon the steady-state (DC) thermal impedance of the linear regulator pass device.

$$R_{\text{REGSD}} = 960k \frac{\theta_{\text{JA}} \cdot I_{\text{CC(MAX)}}}{T_{\text{RISE(MAX)}}}$$

where θ_{JA} is the DC thermal impedance of the linear regulator pass device and $T_{\text{RISE(MAX)}}$ is the maximum junction temperature rise desired for the pass device. The value for $I_{\text{CC(MAX)}}$ depends heavily on the particular switching MOSFETs used, as well as on the details of overall system design. Note that it may include the bias current associated with the primary-side gate driver and controller, if the LTC3705 is being used. The value for I_{CC} is best determined experimentally and then guard banded appropriately to establish $I_{\text{CC(MAX)}}$. Using the Typical Application circuit on the first page of this data sheet as an example, if a SOT-23 MOSFET is chosen, we might have $\theta_{\text{JA}} = 150^\circ\text{C/W}$, $t_{\text{RISE(MAX)}} = 50^\circ\text{C}$ and $I_{\text{CC(MAX)}} = 35\text{mA}$ so that $R_{\text{REGSD}} \approx 100k\Omega$. In this case, the linear regulator can run continuously for any V_{IN} voltage that is less than:

$$4V = (V_{\text{IN}} - V_{\text{CC}})(5\mu\text{s})(R_{\text{REGSD}})$$

$$V_{\text{IN(MAX)}} = \left(\frac{640k}{R_{\text{REGSD}}} \right) + 7V$$

or 13.4V. In addition, a capacitor may be added in parallel with the REGSD resistor to delay the thermal shutdown and thereby account for the thermal time constant of the pass device. When using a delay capacitor, care must be

taken to ensure that the safe operating area (SOA) of the pass device is not exceeded. The capacitor should be chosen to provide a time constant that is somewhat faster than the thermal time constant of the pass device in the system. This technique will allow for much higher transient power dissipation, which is particularly useful in larger (PolyPhase) systems that have a higher V_{CC} bias current. For the above SOT-23 example, a capacitor $C_{\text{REGSD}} = 1\mu\text{F}$ provides a linear regulator shutdown delay given by:

$$t_{\text{SHDN}} = (C_{\text{REGSD}})(R_{\text{REGSD}}) \ln \left(\frac{1}{1 - \frac{640k}{(V_{\text{IN}} - 7)R_{\text{REGSD}}}} \right)$$

or 33ms at $V_{\text{IN}} = 30V$. This delay provides ample time for linear regulator operation during soft-start, while providing protection for the pass device during fault conditions such as input overvoltage or output overcurrent.

Current Sensing

The LTC3706 provides considerable flexibility in current sensing techniques. It supports two main methods: 1) resistive current sensing and 2) current transformer current sensing. Resistive current sensing is generally simpler, smaller and less expensive, while current transformer sensing is more efficient and generally appropriate for higher (>20A) output currents. For resistive current sensing, the sense resistor may be placed in any one of three different locations: high side inductor, low side inductor or low side switch, as shown in Figure 3. Sensing the

APPLICATIONS INFORMATION

inductor current (high side or low side) is generally less noisy but dissipates more power than sensing the switch current (Figures 3a and 3b). High side inductor current sensing provides a more convenient layout than low side (no split ground plane), but can only be used for output voltages up to 5.5V, due to the common mode limitations of the current sense inputs (I_S^+ and I_S^-). For most applications, low side switch current sensing will be a good solution (Figure 3c).

For high current applications where efficiency (power dissipation) is very important, a current sense transformer may be used. As shown in Figure 3d, the I_S^- pin should be tied off to V_{CC} when a current sense transformer is used. This causes the I_S^+ pin to become a single ended (nondifferential) current sense input with a maximum current sense voltage of 1.28V. Figure 3d shows a typical application circuit using a current transformer.




Figure 3a. High Side Inductor:
Easier Layout, Low Noise, Accurate




Figure 3b. Low Side Inductor:
Accurate, Low Noise, High V_{OUT} Capable




Figure 3c. Switch Current Sensing: Easy Layout,
Accurate, Higher Efficiency, High V_{OUT} Capable




Figure 3d. Current Transformer:
Highest Efficiency, High V_{OUT} Capable

Figure 3. Current Sensing Techniques

APPLICATIONS INFORMATION

PolyPhase Applications

Figure 4 shows the basic connections for using the LTC3705 and LTC3706 in PolyPhase applications. One of the phases is always identified as the “master,” while all other phases are “slaves.” For the LTC3705 (primary side), the master monitors the V_{IN} voltage for undervoltage, performs the open-loop start-up and supplies the initial V_{CC} voltage for the master and all slaves. The LTC3705 slaves simply stand by and wait for PWM signals from their respective pulse transformers. Since the SS/FLT pins of master and slave

LTC3705's are interconnected, a FAULT (overcurrent, etc.) on any one of the phases will perform a shutdown/restart on all phases together. The LTC3705 is put into slave mode by omitting the resistor on FS/IN⁻. For the LTC3706, the master performs soft-start and voltage-loop regulation by driving all slaves to the same current as the master using the ITH pins. Faults and shutdowns are communicated via the interconnection of the RUN/SS pins. The LTC3706 is put into slave mode by tying the FB pin to V_{CC} .





Figure 4. Connections for PolyPhase Operation


TYPICAL APPLICATION



**Figure 5. 36V-72V to 3.3V/20A Isolated Forward Converter
(See Typical Performance Characteristics)**

PACKAGE DESCRIPTION

GN Package 24-Lead Plastic SSOP (Narrow .150 Inch) (Reference LTC DWG # 05-08-1641)



NOTE:

1. CONTROLLING DIMENSION: INCHES
2. DIMENSIONS ARE IN $\frac{\text{INCHES}}{\text{MILLIMETERS}}$
3. DRAWING NOT TO SCALE

*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1534	Ultralow Noise 2A Switching Regulator	Reduces Conducted and Radiated EMI, Low Switching Harmonics, 20kHz to 250kHz Switching Frequency
LT1619	Low Voltage Current Mode Controller	$1.9V \leq V_{IN} \leq 18V$, 300kHz Operation, Boost, Flyback, SEPIC
LT1681/LT3781	Dual Transistor Synchronous Forward Controller	Operation Up to 72V Maximum
LT1693	High Speed MOSFET Driver	1.5A Peak Output Current, 16ns Rise/Fall Time at $V_{CC} = 12V$, $C_L = 1nF$
LTC1698	Secondary Synchronous Rectifier Controller	Use with the LT1950 or LT1681, Isolated Power Supplies, Contains Voltage Margining, Optocoupler Driver, Synchronization Circuit with the Primary Side
LT1725	General Purpose Isolated Flyback Controller	No Optoisolator Required, Accurate Regulation Without User Trims, 50kHz to 250kHz Switching Frequency, SSOP-16 Package
LTC1871	Wide Input Range, No RSENSE™ Controller	Operation as Low as 2.5V Input, Boost, Flyback, SEPIC
LT1910	Protected High Side MOSFET Driver	8V to 48V Supply Range, Protected –15V to 60V Supply Transient
LTC3440	Micropower Buck-Boost DC/DC Converter	Synchronous, Single Inductor, No Schottky Diode Required
LTC3704	Positive-to-Negative DC/DC Controller	$2.5V \leq V_{IN} \leq 36V$, No RSENSE Current Mode Operation, Excellent Transient Response
LTC3705	Two-Switch Forward Converter Gate Driver and Controller	Use with LTC3706, Isolated Power Supplies, High Speed Gate Drivers
LTC3722	Full Bridge Controller	Synchronous; ZVS Operation; 24-Pin SSOP

No RSENSE is a trademark of Linear Technology Corporation.