

TISP3240F3, TISP3260F3,  
TISP3290F3, TISP3320F3, TISP3380F3

## HIGH-VOLTAGE DUAL BIDIRECTIONAL THYRISTOR OVERVOLTAGE PROTECTORS

# TISP3xxxF3 (HV) Overvoltage Protector Series

**Ion-Implanted Breakdown Region**  
**Precise and Stable Voltage**  
**Low Voltage Overshoot under Surge**

DEVICE	V <sub>DRM</sub> V	V <sub>(BO)</sub> V
'3240F3	180	240
'3260F3	200	260
'3290F3	220	290
'3320F3	240	320
'3380F3	270	380

**Planar Passivated Junctions**  
**Low Off-State Current <10 μA**

**Rated for International Surge Wave Shapes**

Waveshape	Standard	I <sub>TSP</sub> A
2/10 μs	GR-1089-CORE	175
8/20 μs	IEC 61000-4-5	120
10/160 μs	FCC Part 68	60
10/700 μs	ITU-T K.20/21 FCC Part 68	50
10/560 μs	FCC Part 68	45
10/1000 μs	GR-1089-CORE	35

 ..... **UL Recognized Component**

### Description


These high-voltage dual bidirectional thyristor protectors are designed to protect ground backed ringing central office, access and customer premise equipment against overvoltages caused by lightning and a.c. power disturbances. Offered in five voltage variants to meet battery and protection requirements, they are guaranteed to suppress and withstand the listed international lightning surges in both polarities. Overvoltages are initially clipped by breakdown clamping until the voltage rises to the breakover level, which causes the device to switch. The high crowbar holding current prevents d.c. latchup as the current subsides.

### How To Order

Device	Package	Carrier	Order As
TISP3xxxF3	D, Small-outline	Tape And Reeled	TISP3xxxF3DR
	P, Plastic Dip	Tube	TISP3xxxF3P
	SL, Single-in-line	Tube	TISP3xxxF3SL


Insert xxx value corresponding to protection voltages of 240 through to 380

### D Package (Top View)




NC - No internal connection

### P Package (Top View)




Specified T terminal ratings require connection of pins 1 and 8.  
Specified R terminal ratings require connection of pins 4 and 5.

### SL Package (Top View)



### Device Symbol



Terminals T, R and G correspond to the alternative line designators of A, B and C

# TISP3xxxF3 (HV) Overvoltage Protector Series



## Description (continued)

These monolithic protection devices are fabricated in ion implanted planar structures to ensure precise and matched breakover control and are virtually transparent to the system in normal operation.

## Absolute Maximum Ratings, $T_A = 25\text{ }^\circ\text{C}$ (Unless Otherwise Noted)

Rating	Symbol	Value	Unit
Repetitive peak off-state voltage, $0\text{ }^\circ\text{C} < T_A < 70\text{ }^\circ\text{C}$	'3240F3 '3260F3 '3290F3 '3320F3 '3380F3	$\pm 180$ $\pm 200$ $\pm 220$ $\pm 240$ $\pm 270$	V
Non-repetitive peak on-state pulse current (see Notes 1 and 2) 1/2 (Gas tube differential transient, 1/2 voltage wave shape) 2/10 (Telcordia GR-1089-CORE, 2/10 voltage wave shape) 1/20 (ITU-T K.22, 1.2/50 voltage wave shape, 25 $\Omega$ resistor) 8/20 (IEC 61000-4-5, combination wave generator, 1.2/50 voltage wave shape) 10/160 (FCC Part 68, 10/160 voltage wave shape) 4/250 (ITU-T K.20/21, 10/700 voltage wave shape, simultaneous) 0.2/310 (CNET I 31-24, 0.5/700 voltage wave shape) 5/310 (ITU-T K.20/21, 10/700 voltage wave shape, single) 5/320 (FCC Part 68, 9/720 voltage wave shape, single) 10/560 (FCC Part 68, 10/560 voltage wave shape) 10/1000 (Telcordia GR-1089-CORE, 10/1000 voltage wave shape)	$I_{PPSM}$	350 175 90 120 60 55 38 50 50 45 35	A
Non-repetitive peak on-state current, $0\text{ }^\circ\text{C} < T_A < 70\text{ }^\circ\text{C}$ (see Notes 1 and 3) 50 Hz, 1 s	D Package P Package SL Package	$I_{TSM}$ 4.3 5.7 7.1	A
Initial rate of rise of on-state current, Linear current ramp, Maximum ramp value $< 38\text{ A}$	$di_T/dt$	250	A/ $\mu$ s
Junction temperature	$T_J$	-65 to +150	$^\circ\text{C}$
Storage temperature range	$T_{stg}$	-65 to +150	$^\circ\text{C}$

- NOTES: 1. Further details on surge wave shapes are contained in the Applications Information section.  
2. Initially, the TISP® device must be in thermal equilibrium with  $0\text{ }^\circ\text{C} < T_J < 70\text{ }^\circ\text{C}$ . The surge may be repeated after the TISP® device returns to its initial conditions.  
3. Above  $70\text{ }^\circ\text{C}$ , derate linearly to zero at  $150\text{ }^\circ\text{C}$  lead temperature.

## Electrical Characteristics for R and T Terminal Pair, $T_A = 25\text{ }^\circ\text{C}$ (Unless Otherwise Noted)

Parameter	Test Conditions	Min	Typ	Max	Unit
$I_{DRM}$ Repetitive peak off-state current	$V_D = \pm 2V_{DRM}$ , $0\text{ }^\circ\text{C} < T_A < 70\text{ }^\circ\text{C}$			$\pm 10$	$\mu\text{A}$
$I_D$ Off-state current	$V_D = \pm 50\text{ V}$			$\pm 10$	$\mu\text{A}$
$C_{off}$ Off-state capacitance	$f = 100\text{ kHz}$ , $V_d = 100\text{ mV}$ , $V_D = 0$ , Third terminal voltage = -50 V to +50 V (see Notes 4 and 5)				
	D Package		0.05	0.15	pF
	P Package		0.065	0.2	
	SL Package		0.03	0.1	

- NOTES: 4. These capacitance measurements employ a three terminal capacitance bridge incorporating a guard circuit. The third terminal is connected to the guard terminal of the bridge.  
5. Further details on capacitance are given in the Applications Information section.

# TISP3xxxF3 (HV) Overvoltage Protector Series

**BOURNS®**

## Electrical Characteristics for T and G or R and G Terminals, $T_A = 25\text{ °C}$ (Unless Otherwise Noted)

Parameter	Test Conditions	Min	Typ	Max	Unit
$I_{\text{DRM}}$ Repetitive peak off-state current	$V_D = \pm V_{\text{DRM}}$ , $0\text{ °C} < T_A < 70\text{ °C}$			$\pm 10$	$\mu\text{A}$
$V_{(\text{BO})}$ Breakover voltage	$dv/dt = \pm 250\text{ V/ms}$ , $R_{\text{SOURCE}} = 300\ \Omega$			$\pm 240$ $\pm 260$ $\pm 290$ $\pm 320$ $\pm 380$	V
$V_{(\text{BO})}$ Impulse breakover voltage	$dv/dt \leq \pm 1000\text{ V}/\mu\text{s}$ , Linear voltage ramp, Maximum ramp value = $\pm 500\text{ V}$ , $R_{\text{SOURCE}} = 50\ \Omega$		$\pm 267$ $\pm 287$ $\pm 317$ $\pm 347$ $\pm 407$		V
$I_{(\text{BO})}$ Breakover current	$dv/dt = \pm 250\text{ V/ms}$ , $R_{\text{SOURCE}} = 300\ \Omega$	$\pm 0.1$		$\pm 0.6$	A
$V_T$ On-state voltage	$I_T = \pm 5\text{ A}$ , $t_W = 100\ \mu\text{s}$			$\pm 3$	V
$I_H$ Holding current	$I_T = \pm 5\text{ A}$ , $di/dt = -/+30\text{ mA/ms}$	$\pm 0.15$			A
$dv/dt$ Critical rate of rise of off-state voltage	Linear voltage ramp, Maximum ramp value $< 0.85V_{\text{DRM}}$	$\pm 5$			$\text{kV}/\mu\text{s}$
$I_D$ Off-state current	$V_D = \pm 50\text{ V}$			$\pm 10$	$\mu\text{A}$
$C_{\text{off}}$ Off-state capacitance	$f = 1\text{ MHz}$ , $V_d = 0.1\text{ V r.m.s.}$ , $V_D = 0$ $f = 1\text{ MHz}$ , $V_d = 0.1\text{ V r.m.s.}$ , $V_D = -5\text{ V}$ $f = 1\text{ MHz}$ , $V_d = 0.1\text{ V r.m.s.}$ , $V_D = -50\text{ V}$ (see Notes 5 and 6)		57 26 11	95 45 20	$\text{pF}$

NOTES: 6 These capacitance measurements employ a three terminal capacitance bridge incorporating a guard circuit. The third terminal is connected to the guard terminal of the bridge.

7. Further details on capacitance are given in the Applications Information section.

## Thermal Characteristics

Parameter	Test Conditions	Min	Typ	Max	Unit
$R_{\theta\text{JA}}$ Junction to free air thermal resistance	$P_{\text{tot}} = 0.8\text{ W}$ , $T_A = 25\text{ °C}$ $5\text{ cm}^2$ , FR4 PCB	D Package		160	$\text{°C/W}$
		P Package		100	
		SL Package		135	

## APPLICATIONS INFORMATION

### Longitudinal Balance

Figure 18 shows a three terminal TISP® device with its equivalent “delta” capacitance. Each capacitance,  $C_{TG}$ ,  $C_{RG}$  and  $C_{TR}$ , is the true terminal pair capacitance measured with a three terminal or guarded capacitance bridge. If wire R is biased at a larger potential than wire T, then  $C_{TG} > C_{RG}$ . Capacitance  $C_{TG}$  is equivalent to a capacitance of  $C_{RG}$  in parallel with the capacitive difference of  $(C_{TG} - C_{RG})$ . The line capacitive unbalance is due to  $(C_{TG} - C_{RG})$  and the capacitance shunting the line is  $C_{TR} + C_{RG}/2$ .

All capacitance measurements in this data sheet are three terminal guarded to allow the designer to accurately assess capacitive unbalance effects. Simple two terminal capacitance meters (unguarded third terminal) give false readings as the shunt capacitance via the third terminal is included.





Figure 18.

## MECHANICAL DATA

### D008 Plastic Small-outline Package

This small-outline package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Leads are within 0.25 (0.010) radius of true position at maximum material condition.  
 B. Body dimensions do not include mold flash or protrusion.  
 C. Mold flash or protrusion shall not exceed 0.15 (0.006).  
 D. Lead tips to be planar within  $\pm 0.051$  (0.002).

MDXXAAC


# TISP3xxxF3 (HV) Overvoltage Protector Series

**BOURNS®**

## MECHANICAL DATA

### D008 Plastic Dual-in-Line Package

This dual-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. The package is intended for insertion in mounting-hole rows on 7.62 (0.300) centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



- NOTES: A. Each pin centerline is located within 0.25 (0.010) of its true longitudinal position.  
 B. Dimensions fall within JEDEC MS001 - R-PDIP-T, 0.300" Dual-In-Line Plastic Family.

MDXXCF