

HCPL-520x, HCPL-523x, HCPL-623x, HCPL-625x, 5962-88768 and 5962-88769

Hermetically Sealed Low IF, Wide VCC, Logic Gate Optocouplers



Data Sheet

Description

These units are single, dual and quad channel, hermetically sealed optocouplers. The products are capable of operation and storage over the full military temperature range and can be purchased as either standard product or with full MIL-PRF-38534 Class Level H or K testing or from the appropriate DSCC Drawing. All devices are manufactured and tested on a MIL-PRF-38534 certified line and are included in the DSCC Qualified Manufacturers List QML-38534 for Hybrid Microcircuits.

Each channel contains an AlGaAs light emitting diode which is optically coupled to an integrated high gain photon detector. The detector has a threshold with hysteresis which provides differential mode noise immunity and eliminates the potential for output signal chatter. The detector in the single channel units has a tri-state output stage which allows for direct connection to data buses. The output is noninverting. The detector IC has an internal shield that provides a guaranteed common mode transient immunity of up to 10,000 V/ μ s. Improved power supply rejection eliminates the need for special power supply bypass precautions.

Features

- Dual Marked with Device Part Number and DSCC Standard Microcircuit Drawing
- Manufactured and Tested on a MIL-PRF-38534 Certified Line
- QML-38534, Class H and K
- Four Hermetically Sealed Package Configurations
- Performance Guaranteed over -55°C to +125°C
- Wide V_{CC} Range (4.5 to 20 V)
- 350 ns Maximum Propagation Delay
- CMR: > 10,000 V/ μ s Typical
- 1500 Vdc Withstand Test Voltage
- Three State Output Available
- High Radiation Immunity
- HCPL-2200/31 Function Compatibility
- Reliability Data Available
- Compatible with LSTTL, TTL, and CMOS Logic

Applications


- Military and Space
- High Reliability Systems
- Transportation and Life Critical Systems
- High Speed Line Receiver
- Isolated Bus Driver (Single Channel)
- Pulse Transformer Replacement
- Ground Loop Elimination
- Harsh Industrial Environments
- Computer-Peripheral Interfaces

Note: A 0.1 μ F bypass capacitor must be connected between V_{CC} and GND pins.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

Functional Diagram

Multiple Channel Devices Available



Package styles for these parts are 8 pin DIP through hole (case outline P), 16 pin DIP flat pack (case outline F), and leadless ceramic chip carrier (case outline 2). Devices may be purchased with a variety of lead bend and plating options, see Selection Guide Table for details. Standard Microcircuit Drawing (SMD) parts are available for each package and lead style.

Because the same electrical die (emitters and detectors) are used for each channel of each device listed in this data sheet, absolute maximum ratings, recommended operating conditions, electrical specifications, and performance characteristics shown in the figures are identical for all parts. Occasional exceptions exist due to package variations and limitations and are as noted. Additionally, the same package assembly processes and materials are used in all devices. These similarities give justification for the use of data obtained from one part to represent other part's performance for die related reliability and certain limited radiation test results.

Truth Tables

(Positive Logic)

Multichannel Devices	
Input	Output
On (H)	H
Off (L)	L

Single Channel Devices		
Input	Enable	Output
On (H)	H	Z
Off (L)	H	Z
On (H)	L	H
Off (L)	L	L

Functional Diagrams

8 Pin DIP	8 Pin DIP	16 Pin Flat Pack	20 Pad LCCC
Through Hole	Through Hole	Unformed Leads	Surface Mount
1 Channel	2 Channels	4 Channels	2 Channels

Note: Multichannel DIP and flat pack devices have common V_{CC} and ground. Single channel DIP has an enable pin 6. LCCC (leadless ceramic chip carrier) package has isolated channels with separate V_{CC} and ground connections.


Selection Guide—Package Styles and Lead Configuration Options

Package	8 Pin DIP	8 Pin DIP	16 Pin Flat Pack	20 Pad LCCC
Lead Style	Through Hole	Through Hole	Unformed Leads	Surface Mount
Channels	1	2	4	2
Common Channel Wiring	None	V _{CC} GND	V _{CC} GND	None
Avago Technologies' Part Numbers and Options				
Commercial	HCPL-5200	HCPL-5230	HCPL-6250	HCPL-6230
MIL-PRF-38534 Class H	HCPL-5201	HCPL-5231	HCPL-6251	HCPL-6231
MIL-PRF-38534 Class K	HCPL-520K	HCPL-523K	HCPL-625K	HCPL-623K
Standard Lead Finish	Gold Plate	Gold Plate	Gold Plate	Solder Pads *
Solder Dipped*	Option 200	Option 200		
Butt Joint/Gold Plate	Option 100	Option 100		
Gull Wing/Soldered*	Option 300	Option 300		
Class H SMD Part Number				
Prescript for all below	5962-	5962-	5962-	5962-
Either Gold or Soldered	8876801PX	8876901PX	8876903FX	88769022X
Gold Plate	8876801PC	8876901PC	8876903FC	
Solder Dipped*	8876801PA	8876901PA		88769022A
Butt Joint/Gold Plate	8876801YC	8876901YC		
Butt Joint/Soldered*	8876801YA	8876901YA		
Gull Wing/Soldered*	8876801XA	8876901XA		
Class K SMD Part Number				
Prescript for all below	5962-	5962-	5962-	5962-
Either Gold or Soldered	8876802KPX	8876904KPX	8876906KFX	8876905K2X
Gold Plate	8876802KPC	8876904KPC	8876906KFC	
Solder Dipped*	8876802KPA	8876904KPA		8876905K2A
Butt Joint/Gold Plate	8876802KYC	8876904KYC		
Butt Joint/Soldered*	8876802KYA	8876904KYA		
Gull Wing/Soldered*	8876802KXA	8876904KXA		

* Solder contains lead


Outline Drawings

8 Pin DIP Through Hole, 1 and 2 Channel




NOTE: DIMENSIONS IN MILLIMETERS (INCHES).

16 Pin Flat Pack, 4 Channels




NOTE: DIMENSIONS IN MILLIMETERS (INCHES).

20 Terminal LCCC Surface Mount, 2 Channels




NOTE: DIMENSIONS IN MILLIMETERS (INCHES).
SOLDER THICKNESS 0.127 (0.005) MAX.

Leaded Device Marking





*QUALIFIED PARTS ONLY

Leadless Device Marking



*QUALIFIED PARTS ONLY

Hermetic Optocoupler Options


Option	Description
100	Surface mountable hermetic optocoupler with leads trimmed for butt joint assembly. This option is available on commercial and hi-rel product in 8 pin DIP (see drawings below for details).  NOTE: DIMENSIONS IN MILLIMETERS (INCHES).
200	Lead finish is solder dipped rather than gold plated. This option is available on commercial and hi-rel product in 8 pin DIP. DSCC Drawing part numbers contain provisions for lead finish. All leadless chip carrier devices are delivered with solder dipped terminals as a standard feature.
300	Surface mountable hermetic optocoupler with leads cut and bent for gull wing assembly. This option is available on commercial and hi-rel product in 8 pin DIP (see drawings below for details). This option has solder dipped leads.  NOTE: DIMENSIONS IN MILLIMETERS (INCHES).

Note: Solder contains lead

Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units
Storage Temperature Range	T_S	-65°	+150°	C
Operating Ambient Temperature	T_A	-55°	+125°	C
Junction Temperature	T_J		+175°	C
Case Temperature	T_C		+170°	C
Lead Solder Temperature (1.6 mm below seating plane)			260° for 10 s	C
Average Forward Current, each channel	$I_{F\text{ AVG}}$		8	mA
Peak Input Current, each channel	$I_{F\text{ PK}}$		20 [1]	mA
Reverse Input Voltage, each channel	V_R		3	V
Average Output Current, each channel	I_O		15	mA
Supply Voltage	V_{CC}	0.0	20	V
Output Voltage, each channel	V_O	-0.3	20	V
Package Power Dissipation, each channel	P_D		200	mW
Single Channel Product Only				
Tri-State Enable Voltage	V_E	-0.3	20	V

8 Pin Ceramic DIP Single Channel Schematic



Note enable pin 6. An external 0.01 μF to 0.1 μF bypass capacitor is recommended between V_{CC} and ground for each package type.

ESD Classification

(MIL-STD-883, Method 3015)	
HCPL-5200/01/0K and HCPL-6230/31/3K	(▲), Class 1
HCPL-5230/31/3K and HCPL-6250/51/5K	(Dot), Class 3

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Power Supply Voltage	V_{CC}	4.5	20	V
Input Current, High Level, each channel	I_{FH}	2	8	mA
Input Voltage, Low Level, each channel	V_{FL}	0	0.8	V
Fan Out (TTL Load), each channel	N		4	
Single Channel Product Only				
High Level Enable Voltage	V_{EH}	2.0	20	V
Low Level Enable Voltage	V_{EL}	0	0.8	V

Electrical Characteristics

$T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $4.5\text{ V} \leq V_{CC} \leq 20\text{ V}$, $2\text{ mA} \leq I_{F(ON)} \leq 8\text{ mA}$, $0\text{ V} \leq V_{F(OFF)} \leq 0.8\text{ V}$, unless otherwise specified.

Parameter		Symbol	Group A, Sub-groups ^[11]	Test Conditions		Limits			Units	Fig.	Notes			
						Min.	Typ.*	Max.						
Logic Low Output Voltage		V _{OL}	1, 2, 3	I _{OL} = 6.4 mA (4 TTL Loads)				0.5	V	1, 3	2			
Logic High Output Voltage		V _{OH}	1, 2, 3	I _{OH} = -2.6 mA, (**V _{OH} = V _{CC} - 2.1 V)		2.4	**		V	2, 3	2			
			NA	I _{OH} = -0.32 mA			3.1							
Output Leakage Current (V _{OUT} > V _{CC})		I _{OHH}	1, 2, 3	V _O = 5.5 V	I _F = 8 mA V _{CC} = 4.5 V			100	μA		2			
				V _O = 20 V				500						
Logic Low Supply Current	Single Channel	I _{CCL}	1, 2, 3	V _{CC} = 5.5 V	V _F = 0 V V _E = Don't Care		4.5	6	mA					
				V _{CC} = 20 V			5.3	7.5						
	Dual Channel			V _{CC} = 5.5 V		V _{F1} = V _{F2} = 0 V		9.0				12		
				V _{CC} = 20 V				10.6				15		
				Quad Channel			V _{CC} = 5.5 V	V _{F1} = V _{F2} = V _{F3} = V _{F4} = 0 V					14	24
							V _{CC} = 20 V						17	30
Logic High Supply Current	Single Channel	I _{CCH}	1, 2, 3	V _{CC} = 5.5 V	I _F = 8mA V _E = Don't Care		2.9	4.5	mA					
				V _{CC} = 20 V			3.3	6						
	Dual Channel			V _{CC} = 5.5 V		I _{F1} = I _{F2} = 8mA		5.8				9		
				V _{CC} = 20 V				6.6				12		
				Quad Channel			V _{CC} = 5.5 V	I _{F1} = I _{F2} = I _{F3} = I _{F4} = 8mA					9	18
							V _{CC} = 20 V						11	24
Logic Low Short Circuit Output Current		I _{OSL}	1, 2, 3	V _O = V _{CC} = 5.5 V	V _F = 0 V	20			mA		2, 3			
				V _O = V _{CC} = 20 V		35								
Logic High Short Circuit Output Current		I _{OSH}	1, 2, 3	V _{CC} = 5.5 V	I _F = 8 mA V _O = GND			-10	mA		2, 3			
				V _{CC} = 20 V				-25						
Input Forward Voltage		V _F	1, 2, 3	I _F = 8 mA		1.0	1.3	1.8	V	4	2			
Input Reverse Breakdown Voltage		BV _R	1, 2, 3	I _R = 10 μA		3			V		2			
Input-Output Insulation Leakage Current		I _{I-O}	1	V _{I-O} = 1500 Vdc, t = 5s, RH ≤ 65%, T _A = 25°C				1.0	μA		4, 5			
Logic High Common Mode Transient Immunity		CM _H	9, 10, 11	I _F = 2 mA, V _{CM} = 50 V _{P-P}		1000	10,000		V/μs	9	2, 6, 12			
Logic Low Common Mode Transient Immunity		CM _L	9, 10, 11	I _F = 0 mA, V _{CM} = 50 V _{P-P}		1000	10,000		V/μs	9	2, 6, 12			
Propagation Delay Time to Logic Low		t _{PHL}	9, 10, 11				173	350	ns	5, 6	2, 7			
Propagation Delay Time to Logic High		t _{PLH}	9, 10, 11				118	350	ns	5, 6	2, 7			

Electrical Characteristics - Single Channel Product Only

$T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $4.5\text{ V} \leq V_{CC} \leq 20\text{ V}$, $2\text{ mA} \leq I_{F(ON)} \leq 8\text{ mA}$, $0\text{ V} \leq V_{F(OFF)} \leq 0.8\text{ V}$, $2.0\text{ V} \leq V_{EH} \leq 20\text{ V}$, $0\text{ V} \leq V_{EL} \leq 0.8\text{ V}$, unless otherwise specified.

Parameter	Symbol	Group A, Sub-groups ^[11]	Test Conditions		Limits			Units	Fig.	Notes
					Min.	Typ.*	Max.			
High Impedance State Output Current	I_{OZL}	1,2,3	$V_O = 0.4\text{ V}$	$V_{EN} = 2\text{ V},$ $V_F = 0\text{ V}$ $I_F = 8\text{ mA}$			-20	μA		
	I_{OZH}	1,2,3	$V_O = 2.4\text{ V}$				20	μA		
			$V_O = 5.5\text{ V}$				100			
			$V_O = 20\text{ V}$				500			
Logic High Enable Voltage	V_{EH}	1, 2, 3			2.0			V		
Logic Low Enable Voltage	V_{EL}	1, 2, 3					0.8	V		
Logic High Enable Current	I_{EH}	1, 2, 3	$V_{EN} = 2.7\text{ V}$				20	μA		
			$V_{EN} = 5.5\text{ V}$				100			
			$V_{EN} = 20\text{ V}$			0.004	250			
Logic Low Enable Current	I_{EL}	1, 2, 3	$V_{EN} = 0.4\text{ V}$				-0.32	mA		

*All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^{\circ}\text{C}$, $I_{F(ON)} = 5\text{ mA}$ unless otherwise specified.

Typical Characteristics

All typical values are at $T_A = 25^\circ\text{C}$, $V_{CC} = 5\text{ V}$, $I_{F(ON)} = 5\text{ mA}$ unless otherwise specified.

Parameter	Symbol	Test Conditions	Typ.	Units	Fig.	Notes
Input Current Hysteresis	I_{HYS}	$V_{CC} = 5\text{ V}$	0.07	mA	3	2
Input Diode Temperature Coefficient	$\frac{\Delta V_F}{\Delta T_A}$	$I_F = 8\text{ mA}$	-1.25	mV/ $^\circ\text{C}$		2
Resistance (Input-Output)	R_{I-O}	$V_{I-O} = 500\text{ Vdc}$	10^{13}	Ω		2, 8
Capacitance (Input-Output)	C_{I-O}	$f = 1\text{ MHz}$	2.0	pF		2, 8
Input Capacitance	C_{IN}	$V_F = 0\text{ V}$, $f = 1\text{ MHz}$	20	pF		2, 10
Output Rise Time (10-90%)	t_r		45	ns	5, 7	2
Output Fall Time (90-10%)	t_f		10	ns	5, 7	2
Single Channel Product Only						
Output Enable Time to Logic High	t_{PZH}		30	ns	8	
Output Enable Time to Logic Low	t_{PZL}		30	ns	8	
Output Disable Time from Logic High	t_{PHZ}		45	ns	8	
Output Disable Time from Logic Low	t_{PLZ}		55	ns	8	
Multi-Channel Product Only						
Input-Input Insulation Leakage Current	I_{I-I}	$RH \leq 65\%$, $V_{I-I} = 500\text{ V}$, $t = 5\text{ s}$	0.5	nA		9
Resistance (Input-Input)	R_{I-I}	$V_{I-I} = 500\text{ V}$	10^{13}	Ω		9
Capacitance (Input-Input)	C_{I-I}	$f = 1\text{ MHz}$	1.5	pF		9

Notes:

1. Peak Forward Input Current pulse width $< 50\text{ }\mu\text{s}$ at 1 KHz maximum repetition rate.
2. Each channel of a multichannel device.
3. Duration of output short circuit time not to exceed 10 ms.
4. All devices are considered two-terminal devices: measured between all input leads or terminals shorted together and all output leads or terminals shorted together.
5. This is a momentary withstand test, not an operating condition.
6. CM_L is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic low state ($V_O < 0.8\text{ V}$). CM_H is the maximum rate of fall of the common mode voltage that can be sustained with the output voltage in the logic high state ($V_O > 2.0\text{ V}$).
7. t_{PHL} propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3 V point on the leading edge of the output pulse. The t_{PLH} propagation delay is measured from the 50% point on the trailing edge of the input pulse to the 1.3 V point on the trailing edge of the output pulse.
8. Measured between each input pair shorted together and all output connections for that channel shorted together.
9. Measured between adjacent input pairs shorted together for each multichannel device.
10. Zero-bias capacitance measured between the LED anode and cathode.
11. Standard parts receive 100% testing at 25°C (Subgroups 1 and 9). SMD, Class H and Class K parts receive 100% testing at 25, 125, and -55°C (Subgroups 1 and 9, 2 and 10, 3 and 11, respectively).
12. Parameters are tested as part of device initial characterization and after design and process changes. Parameters guaranteed to limits specified for all lots not specifically tested.




Figure 1. Typical Logic Low Output Voltage vs. Temperature.




Figure 2. Typical Logic High Output Current vs. Temperature.




Figure 3. Output Voltage vs. Forward Input Current.




Figure 4. Typical Diode Input Forward Characteristic.





Figure 5. Test Circuit for t_{PLH} , t_{PHL} , t_r , and t_f .






Figure 6. Typical Propagation Delay vs. Temperature.




Figure 7. Typical Rise, Fall Time vs. Temperature.




Figure 8. Test Circuit for t_{pHZ} , t_{pZH} , t_{pLZ} , and t_{pZL} .





Figure 9. Test Circuit for Common Mode Transient Immunity and Typical Waveforms.



The diagram shows a TTL OR LSTTL gate connected to a Device Under Test (D.U.T.). The gate's V_{CC1} (+5 V) pin is connected to a 5V supply. The output of the gate is connected to the D.U.T. through a 750 Ω resistor. The D.U.T. has its own V_{CC} supply and a GND connection. The gate is labeled "TTL OR LSTTL" and "TOTEM POLE OUTPUT GATE".

The diagram illustrates a recommended LSTTL to LSTTL circuit. It features two input buffers, each labeled "TTL OR LSTTL", connected to a central "D.U.T." (Data Under Test) block. The D.U.T. block has two inputs and two outputs. The outputs of the D.U.T. are connected to two output buffers, also labeled "TTL OR LSTTL". The circuit is powered by V_{CC1} (+5V) and V_{CC2} (+5V). The output buffers are connected to a common ground (2). The circuit is designed to drive up to 16 LSTTL loads or 4 TTL loads.

13




Figure 14. Single Channel Operating Circuit for Burn-in and Steady State Life Tests.

MIL-PRF-38534 Class H, Class K, and DSCC SMD Test Program

Avago Technologies' Hi-Rel Optocouplers are in compliance with MIL-PRF-38534 Classes H and K. Class H and Class K devices are also in compliance with DSCC drawings 5962-88768 and 5962-88769.

Testing consists of 100% screening and quality conformance inspection to MIL-PRF-38534.

For product information and a complete list of distributors, please go to our web site: www.avagotech.com

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2012 Avago Technologies. All rights reserved. Obsoletes 5989-2666EN AV02-3619EN - June 14, 2012

Avago
TECHNOLOGIES