EPC2105 – Enhancement-Mode GaN Power Transistor Half Bridge
Preliminary Specification Sheet

Status: Engineering

Features:

- 97% System Efficiency at 22 A
  - o 48 V_{IN} to 12 V_{OUT}, 300 kHz
  - o Includes output filter
- High Frequency Operation (Beyond 10 MHz)
- High Density Footprint
- Low Inductance Package
- Pb-Free (RoHS Compliant), Halogen Free

Applications:

- High Frequency DC-DC Conversion



EPC2105 devices are supplied only in passivated die form with solder bumps

Die Size: 6.05 mm x 2.3 mm

Typical Circuit



Typical System Efficiency



V_{IN}=48 V V_{OUT}=12 V

Additional application details in [AN018: GaN Integration for Higher DC-DC Efficiency and Power Density]

MAXIMUM RATINGS

Parameter		Value
Maximum Drain – Source Voltage (V_{SW} to P_{GND}, V_{IN} to V_{SW})		80 V
Maximum Gate – Source Voltage Range (Gate 1 to V_{SW}, Gate 2 to P_{GND})		-4 V < V_{GS} < 6 V
Continuous Drain Current, 25 °C, θ_{JA} = 50 (Q1), 13 (Q2)	Q1 Control FET	9.5 A
	Q2 Sync FET	38 A
Maximum Pulsed Drain Current, 25 °C, T_{pulse} = 300 µs	Q1 Control FET	75 A
	Q2 Sync FET	320 A
Optimum Temperature Range		-40 °C < T_J < 150 °C

STATIC CHARACTERISTICS

Parameter	Conditions	Q1 Control FET	Q2 Sync FET
Maximum Drain – Source Voltage (BV_{DSS})	Q1: V_{GS} = 0 V, I_D = 200 µA	80 V	
	Q2: V_{GS} = 0 V, I_D = 700 µA		
Maximum Drain – Source Leakage	V_{DS} = 48 V, V_{GS} = 0 V	150 µA	550 µA
Maximum $R_{DS(on)}$	V_{GS} = 5 V, I_D = 20 A	14.5 mΩ	3.4 mΩ
Typical $R_{DS(on)}$	V_{GS} = 5 V, I_D = 20 A	10 mΩ	2.3 mΩ
Gate – Source Threshold Voltage	Q1: I_D = 2.5 mA, V_{DS} = V_{GS}	0.8 V < $V_{GS(TH)}$ < 2.5 V	
	Q2: I_D = 10 mA, V_{DS} = V_{GS}		
Gate – Source Maximum Positive Leakage	V_{GS} = 5 V	2.5 mA	9 mA
Gate – Source Maximum Negative Leakage	V_{GS} = -4 V	-150 µA	-550 µA

T_J = 25 °C unless otherwise stated

DYNAMIC CHARACTERISTICS

Parameter	Conditions	Typical Value		
		Q1 Control FET	Q2 Sync FET	Unit
C_{ISS} (Input Capacitance)	V_{DS} = 40 V, V_{GS} = 0 V	0.3	1.1	nF
C_{OSS} (Output Capacitance)		0.2	0.8	
C_{RSS} (Reverse Transfer Capacitance)		0.003	0.012	
Q_G (Total Gate Charge)	V_{DS} = 40 V, I_D = 20 A, V_{GS} = 5 V	2.5	10	nC
Q_{GS} (Gate to Source Charge)	V_{DS} = 40 V, I_D = 20 A	1	3.2	
Q_{GD} (Gate to Drain Charge)		0.5	2	
$Q_{G(TH)}$ (Gate Charge at Threshold)		0.6	2.4	
Q_{OSS} (Output Charge)	V_{DS} = 40 V, V_{GS} = 0 V	11	55	
Q_{RR} (Source-Drain Recovery Charge)		0	0	

T_J = 25 °C unless otherwise stated

THERMAL CHARACTERISTICS

		TYP		
		Q1 Control FET	Q2 Sync FET	
$R_{\theta JC}$	Thermal Resistance, Junction to Case	0.4		°C/W
$R_{\theta JB}$	Thermal Resistance, Junction to Board (Note 2)	1.8	1.2	°C/W
$R_{\theta 12}$	Thermal Resistance, Cross-Coupling	0.85		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1)	42		°C/W

Note 1: $R_{\theta JA}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.
Note 2: ΔT is determined by the following matrix equation:

$$\begin{pmatrix} \Delta T_{Q1} \\ \Delta T_{Q2} \end{pmatrix} = \begin{bmatrix} 1.2 & 0.85 \\ 0.85 & 1.8 \end{bmatrix} \cdot \begin{pmatrix} P_{Q1} \\ P_{Q2} \end{pmatrix}$$

This matrix equation lets you calculate the temperature rise of each FET, given the power dissipated in each FET.
Thermal models for EPC devices available at http://epc-co.com/epc/DesignSupport/DeviceModels.aspx

Figure 1a: EPC2105-Q1 Typical Output Characteristics at 25°C



Figure 1b: EPC2105-Q2 Typical Output Characteristics at 25°C



Figure 2a: EPC2105-Q1 Transfer Characteristics



Figure 2b: EPC2105-Q2 Transfer Characteristics



Figure 3a: EPC2105-Q1: $R_{DS(on)}$ vs. V_{GS} for Various Drain Currents



Figure 3b: EPC2105-Q2: $R_{DS(on)}$ vs. V_{GS} for Various Drain Currents



Figure 4a: EPC2105-Q1: $R_{DS(on)}$ vs. V_{GS} for Various Temperatures



Figure 4b: EPC2105-Q2: $R_{DS(on)}$ vs. V_{GS} for Various Temperatures



Figure 5a: EPC2105-Q1: Capacitance (Linear Scale)



Figure 5b: EPC2105-Q2: Capacitance (Linear Scale)



Figure 5c: EPC2105-Q1: Capacitance (Log Scale)



Figure 5d: EPC2105-Q2: Capacitance (Log Scale)



Figure 6a: EPC2105-Q1: Gate Charge



Figure 6b: EPC2105-Q2: Gate Charge



Figure 7a: EPC2105-Q1: Reverse Drain-Source Characteristics



Figure 7b: EPC2105-Q2: Reverse Drain-Source Characteristics



Figure 8a: EPC2105-Q1: Normalized On Resistance vs. Temperature



Figure 8b: EPC2105-Q2: Normalized On Resistance vs. Temperature



Figure 9a:
EPC2105-Q1: Normalized Threshold Voltage vs. Temperature



Figure 9b:
EPC2105-Q2: Normalized Threshold Voltage vs. Temperature



DIE MARKINGS



Part Number	Laser Marking		
	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3
EPC2105ENGR	21XX	YYYY	ZZZZ

DIE OUTLINE

Solder Bar View



DIM	MICROMETERS		
	MIN	Nominal	MAX
A	6020	6050	6080
B	2270	2300	2330
c	2047	2050	2053
d	247	250	253
e	210	225	240
f	195	200	205
g	400	400	400

Pad 2 is Gate1 (high side); Pad 4 is Gate2 (low side); Pad 3 is HS Gate Return;
Pads 5, 12, 13, 14, 15, 22, 23, 24, 25, 32, 33, 34, 35, 42, 43, 44, 45, 52, 53, 54, 55, 62, 63, 64, 65, 72, 73, 74, 75 are Ground
Pads 1, 11, 21, 31, 41, 51, 61, 71 are V_{IN}
Pads 6, 7, 8, 9, 10, 16, 17, 18, 19, 20, 26, 27, 28, 29, 30, 36, 37, 38, 39, 40, 46, 47, 48, 49, 50, 56, 57, 58, 59, 60, 66, 67, 68, 69, 70 are switch node.

Side View



RECOMMENDED LAND PATTERN

(*Units in µm)*



Land pattern is solder mask defined.

LAYOUT EXAMPLE



Recommended PCB Layout

Gerber Files available at:
http://epc-co.com/epc/documents/gerber-files/EPC9041%20Development%20Board%20Gerbers.zip
Assembly Resources at: http://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx