

## DESCRIPTION

The HI-1565 and HI-1566 are low power CMOS dual transceivers designed to meet the requirements of MIL-STD-1553 and MIL-STD-1760 specifications.

The transmitter section of each bus takes complementary CMOS / TTL Manchester II bi-phase data and converts it to differential voltages suitable for driving the bus isolation transformer. Separate transmitter inhibit control signals are provided for each transmitter.


The receiver section of each bus converts the 1553 bus bi-phase differential data to complementary CMOS / TTL data suitable for input to a Manchester decoder. Each receiver has a separate enable input which can be used to force the output of the receiver to a logic 0 (HI-1565) or logic 1 (HI-1566).

To minimize the package size for this function, the transmitter outputs are internally connected to the receiver inputs, so that only two pins are required for connection to each coupling transformer.


## FEATURES

- Compliant to MIL-STD-1553A & B, MIL-STD-1760, ARINC 708A
- CMOS technology for low standby power
- Smallest footprint available in 44-pin plastic chip-scale package with integral heatsink
- Less than 1.0W maximum power dissipation
- BUS pins ESD protected to greater than 8KV
- Also available in DIP and small outline (ESDIP) package options
- Industrial and extended temperature ranges
- Industry standard pin configurations


## PIN CONFIGURATIONS



**44 Pin Plastic 7mm x 7mm  
Chip-scale package**



**20 Pin Plastic ESOIC - WB package**



**20 Pin Ceramic DIP package**

## PIN DESCRIPTIONS

| PIN<br>(DIP/ESQIC) | SYMBOL                   | FUNCTION       | DESCRIPTION                                                                                       |
|--------------------|--------------------------|----------------|---------------------------------------------------------------------------------------------------|
| 1                  | VDDA                     | power supply   | +5 volt power for bus A                                                                           |
| 2                  | BUSA                     | analog         | MIL-STD-1533 bus driver A, positive signal                                                        |
| 3                  | $\overline{\text{BUSA}}$ | analog         | MIL-STD-1553 bus driver A, negative signal                                                        |
| 4                  | RXENA                    | digital input  | Receiver A enable. If low, forces RXA and $\overline{\text{RXA}}$ low (HI-1565) or High (HI-1566) |
| 5                  | GND A                    | power supply   | Ground for bus A                                                                                  |
| 6                  | VDD B                    | power supply   | +5 volt power for bus B                                                                           |
| 7                  | BUSB                     | analog         | MIL-STD-1533 bus driver B, positive signal                                                        |
| 8                  | $\overline{\text{BUSB}}$ | analog         | MIL-STD-1553 bus driver B, negative signal                                                        |
| 9                  | RXENB                    | digital input  | Receiver B enable. If low, forces RXB and $\overline{\text{RXB}}$ low (HI-1565) or High (HI-1566) |
| 10                 | GND B                    | power supply   | Ground for bus B                                                                                  |
| 11                 | $\overline{\text{RXB}}$  | digital output | Receiver B output, inverted                                                                       |
| 12                 | RXB                      | digital output | Receiver B output, non-inverted                                                                   |
| 13                 | TXINH B                  | digital input  | Transmit inhibit, bus B. If high BUSB, $\overline{\text{BUSB}}$ disabled                          |
| 14                 | TXB                      | digital input  | Transmitter B digital data input, non-inverted                                                    |
| 15                 | $\overline{\text{TXB}}$  | digital input  | Transmitter B digital data input, inverted                                                        |
| 16                 | $\overline{\text{RXA}}$  | digital output | Receiver A output, inverted                                                                       |
| 17                 | RXA                      | digital output | Receiver A output, non-inverted                                                                   |
| 18                 | TXINH A                  | digital input  | Transmit inhibit, bus A. If high BUSA, $\overline{\text{BUSA}}$ disabled                          |
| 19                 | TXA                      | digital input  | Transmitter A digital data input, non-inverted                                                    |
| 20                 | $\overline{\text{TXA}}$  | digital input  | Transmitter A digital data input, inverted                                                        |

## FUNCTIONAL DESCRIPTION

The HI-1565 family of data bus transceivers contain differential voltage source drivers and differential receivers. It is intended for applications using a MIL-STD-1553 A/B data bus. The device produces a trapezoidal output waveform during transmission.

### TRANSMITTER

Data input to the device's transmitter section is from the complementary CMOS /TTL inputs TXA/B and  $\overline{\text{TXA/B}}$ . The transmitter accepts Manchester II bi-phase data and converts it to differential voltages on BUSA/B and  $\overline{\text{BUSA/B}}$ . The transceiver outputs are either direct- or transformer-coupled to the MIL-STD-1553 data bus. Both coupling methods produce a nominal voltage on the bus of 7.5 volts peak to peak.

The transmitter is automatically inhibited and placed in the high impedance state when both TXA/B and  $\overline{\text{TXA/B}}$  are driven with the same logic state. A logic "1" applied to the TXINH A/B input forces the transmitter to the high impedance state, regardless of the state of TXA/B and  $\overline{\text{TXA/B}}$ .

### RECEIVER

The receiver accepts bi-phase differential data from the MIL-STD-1553 bus through the same direct- or transformer-coupled interface as the transmitter. The receiver's differential input stage drives a filter and threshold comparator that

produces CMOS/TTL data at the RXA/B and  $\overline{\text{RXA/B}}$  output pins. When the MIL-STD-1553 bus is idle and RXENA or RXENB are high, RXA/B will be logic "0" on HI-1565 and logic "1" on HI-1566.




The receiver outputs are forced to the bus idle state (logic "0" for HI-1565 or logic "1" for HI-1566) when RXENA or RXENB is low.

### MIL-STD-1553 BUS INTERFACE

A direct-coupled interface (see Figure 2) uses a 1:2.5 ratio isolation transformer and two 55 ohm isolation resistors between the transformer and the bus. The primary center-tap of the isolation transformer must be connected to GND.

In a transformer-coupled interface (see Figure 2), the transceiver is connected to a 1:1.79 isolation transformer which in turn is connected to a 1:1.4 coupling transformer. The transformer coupled method also requires two coupling resistors equal to 75% of the bus characteristic impedance ( $Z_0$ ) between the coupling transformer and the bus.

Figure 3 and Figure 4 show test circuits for measuring electrical characteristics of both direct- and transformer-coupled interfaces respectively. (See electrical characteristics on the following pages.)



## ABSOLUTE MAXIMUM RATINGS

|                                                  |                     |
|--------------------------------------------------|---------------------|
| Supply voltage (VDD)                             | -0.3 V to +7 V      |
| Logic input voltage range                        | -0.3 V dc to +5.5 V |
| Receiver differential voltage                    | 50 Vp-p             |
| Driver peak output current                       | +1.0 A              |
| Power dissipation at 25°C<br>ceramic DIL, derate | 1.0 W<br>7mW/°C     |
| Solder Reflow Temperature                        | 260°C               |
| Junction Temperature                             | 175°C               |
| Storage Temperature                              | -65°C to +150°C     |

## RECOMMENDED OPERATING CONDITIONS

|                                 |
|---------------------------------|
| Supply Voltage                  |
| VDD..... 5V... ±5%              |
| Temperature Range               |
| Industrial ..... -40°C to +85°C |
| Extended ..... -55°C to +125°C  |

**NOTE:** Stresses above absolute maximum ratings or outside recommended operating conditions may cause permanent damage to the device. These are stress ratings only. Operation at the limits is not recommended.

## DC ELECTRICAL CHARACTERISTICS

VDD = 5.0V, GND = 0V, TA = Operating Temperature Range (unless otherwise specified).

| PARAMETER                                                                                  | SYMBOL            | CONDITION                                                                                                                | MIN  | TYP  | MAX  | UNITS |
|--------------------------------------------------------------------------------------------|-------------------|--------------------------------------------------------------------------------------------------------------------------|------|------|------|-------|
| Operating Voltage                                                                          | VDD               |                                                                                                                          | 4.75 | 5    | 5.25 | V     |
| Total Supply Current                                                                       | ICC1              | Not Transmitting                                                                                                         |      | 14   | 22   | mA    |
|                                                                                            | ICC2              | Transmit one bus @<br>50% duty cycle                                                                                     |      | 200  | 340  | mA    |
|                                                                                            | ICC3              | Transmit one bus @<br>100% duty cycle                                                                                    |      | 400  | 550  | mA    |
| Power Dissipation                                                                          | PD1               | Not Transmitting                                                                                                         |      |      | 0.11 | W     |
|                                                                                            | PD2               | Transmit one bus @<br>100% duty cycle                                                                                    |      | 0.70 | 0.95 | W     |
| Min. Input Voltage (HI)                                                                    | V <sub>IH</sub>   | Digital inputs                                                                                                           | 2.0  | 1.4  |      | V     |
| Max. Input Voltage (LO)                                                                    | V <sub>IL</sub>   | Digital inputs                                                                                                           |      | 1.4  | 0.8  | V     |
| Min. Input Current (HI)                                                                    | I <sub>IH</sub>   | V <sub>IH</sub> = 4.9V, Digital inputs                                                                                   |      |      | 20   | µA    |
| Max. Input Current (LO)                                                                    | I <sub>IL</sub>   | V <sub>IL</sub> = 0.1V, Digital inputs                                                                                   | -20  |      |      | µA    |
| Min. Output Voltage (HI)                                                                   | V <sub>OH</sub>   | I <sub>OUT</sub> = -0.4mA, Digital outputs                                                                               | 2.7  |      |      | V     |
| Max. Output Voltage (LO)                                                                   | V <sub>OL</sub>   | I <sub>OUT</sub> = 4.0mA, Digital outputs                                                                                |      |      | 0.4  | V     |
| <b>RECEIVER (Measured at Point "A<sub>D</sub>" in Figure 3 unless otherwise specified)</b> |                   |                                                                                                                          |      |      |      |       |
| Input resistance                                                                           | R <sub>IN</sub>   | Differential (at chip pins)                                                                                              | 20   |      |      | Kohm  |
| Input capacitance                                                                          | C <sub>IN</sub>   | Differential                                                                                                             |      |      | 5    | pF    |
| Common mode rejection ratio                                                                | CMRR              |                                                                                                                          | 40   |      |      | dB    |
| Input common mode voltage                                                                  | V <sub>ICM</sub>  |                                                                                                                          | -5.0 |      | 5.0  | V-pk  |
| Threshold Voltage - Direct-coupled                                                         | V <sub>THD</sub>  | 1 Mhz Sine Wave<br>Measured at Point "A <sub>D</sub> " in Figure 3<br>RXA/B, $\overline{\text{RXA/B}}$ pulse width >70ns | 1.15 |      |      | Vp-p  |
|                                                                                            | V <sub>THND</sub> | No pulse at RXA/B, $\overline{\text{RXA/B}}$                                                                             |      |      | 0.28 | Vp-p  |
| Threshold Voltage - Transformer-coupled                                                    | V <sub>THD</sub>  | 1 Mhz Sine Wave<br>Measured at Point "A <sub>T</sub> " in Figure 4<br>RXA/B, $\overline{\text{RXA/B}}$ pulse width >70ns | 0.86 |      |      | Vp-p  |
|                                                                                            | V <sub>THND</sub> | No pulse at RXA/B, $\overline{\text{RXA/B}}$                                                                             |      |      | 0.20 | Vp-p  |

## DC ELECTRICAL CHARACTERISTICS (cont.)

VDD = 5.0V, GND = 0V, TA = Operating Temperature Range (unless otherwise specified).

| PARAMETER                                                                          | SYMBOL              | CONDITION        | MIN                                                 | TYP  | MAX  | UNITS |
|------------------------------------------------------------------------------------|---------------------|------------------|-----------------------------------------------------|------|------|-------|
| <b>TRANSMITTER</b> (Measured at Point "Ab" in Figure 3 unless otherwise specified) |                     |                  |                                                     |      |      |       |
| Output Voltage                                                                     | Direct coupled      | V <sub>OUT</sub> | 35 ohm load<br>(Measured at Point "Ab" in Figure 3) | 7.0  | 9.0  | Vp-p  |
|                                                                                    | Transformer coupled | V <sub>OUT</sub> | 70 ohm load<br>(Measured at Point "At" in Figure 4) | 20.0 | 27.0 | Vp-p  |
| Output Noise                                                                       |                     | V <sub>ON</sub>  | Differential, inhibited                             |      | 10.0 | mVp-p |
| Output Dynamic Offset Voltage                                                      | Direct coupled      | V <sub>DYN</sub> | 35 ohm load<br>(Measured at Point "Ab" in Figure 3) | -90  | 90   | mV    |
|                                                                                    | Transformer coupled | V <sub>DYN</sub> | 70 ohm load<br>(Measured at Point "At" in Figure 4) | -250 | 250  | mV    |
| Output resistance                                                                  |                     | R <sub>OUT</sub> | Differential, not transmitting                      | 10   |      | Kohm  |
| Output Capacitance                                                                 |                     | C <sub>OUT</sub> | 1 MHz sine wave                                     |      | 15   | pF    |

## AC ELECTRICAL CHARACTERISTICS


VDD = 5.0V, GND = 0V, TA = Operating Temperature Range (unless otherwise specified).


| PARAMETER                                               | SYMBOL            | TEST CONDITIONS                                                           | MIN          | TYP | MAX           | UNITS |
|---------------------------------------------------------|-------------------|---------------------------------------------------------------------------|--------------|-----|---------------|-------|
| <b>RECEIVER</b> (Measured at Point "At" in Figure 4)    |                   |                                                                           |              |     |               |       |
| Receiver Delay                                          | t <sub>DR</sub>   | From input zero crossing to RXA/B or $\overline{\text{RXA/B}}$            |              |     | 450<br>Note 3 | ns    |
| Receiver gap time                                       | t <sub>RG</sub>   | Spacing between RXA/B and $\overline{\text{RXA/B}}$ pulses                | 90<br>Note 1 |     | 365<br>Note 2 | ns    |
| Receiver Enable Delay                                   | t <sub>REN</sub>  | From RXENA/B rising or falling edge to RXA/B or $\overline{\text{RXA/B}}$ |              |     | 40            | ns    |
| <b>TRANSMITTER</b> (Measured at Point "Ab" in Figure 3) |                   |                                                                           |              |     |               |       |
| Driver Delay                                            | t <sub>DT</sub>   | TXA/B, $\overline{\text{TXA/B}}$ to BUSA/B, $\overline{\text{BUSA/B}}$    |              |     | 150           | ns    |
| Rise time                                               | t <sub>r</sub>    | 35 ohm load                                                               | 100          |     | 300           | ns    |
| Fall Time                                               | t <sub>f</sub>    | 35 ohm load                                                               | 100          |     | 300           | ns    |
| Inhibit Delay                                           | t <sub>DI-H</sub> | Inhibited output                                                          |              |     | 100           | ns    |
|                                                         | t <sub>DI-L</sub> | Active output                                                             |              |     | 150           | ns    |

Note 1. Measured using a 1 MHz sinusoid, 20 V peak to peak, line to line at point "AT" (Guaranteed but not tested).


Note 2. Measured using a 1 MHz sinusoid, 860 mV peak to peak, line to line at point "AT" (100% tested).

Note 3. Measured using a 1 MHz sinusoid, 860 mV peak to peak, line to line at point "AT". Measured from input zero crossing point.





**Figure 3. Direct Coupled Test Circuit**



**Figure 4. Transformer Coupled Test Circuit**

## HEAT SINK - ESOIC & CHIP-SCALE PACKAGE

Both the HI-1565PSI/T/M and HI-1566PSI/T/M use a 20-pin thermally enhanced SOIC package. The HI-1565PCI/T and HI-1566PCI/T use a plastic chip-scale package. These packages include a metal heat sink located on the bottom surface of the device. This heat sink should be soldered down to the printed circuit board for optimum thermal

dissipation. The heat sink is electrically isolated and may be soldered to any convenient power or ground plane.

## APPLICATIONS NOTE

Holt Applications Note AN-500 provides circuit design notes regarding the use of Holt's family of MIL-STD-1553 transceivers. Layout considerations, as well as recommended interface and protection components are included.

## THERMAL CHARACTERISTICS

| PART NUMBER                              | PACKAGE STYLE                                  | CONDITION            | $\theta_{JA}$ | JUNCTION TEMPERATURE   |                        |                         |
|------------------------------------------|------------------------------------------------|----------------------|---------------|------------------------|------------------------|-------------------------|
|                                          |                                                |                      |               | $T_A=25^\circ\text{C}$ | $T_A=85^\circ\text{C}$ | $T_A=125^\circ\text{C}$ |
| HI-1565PSI / T / M                       | 20-pin Thermally enhanced plastic SOIC (ESOIC) | Heat sink unsoldered | 54°C/W        | 62°C                   | 122°C                  | 162°C                   |
| HI-1566PSI / T / M                       |                                                | Heat sink soldered   | 47°C/W        | 57°C                   | 117°C                  | 157°C                   |
| HI-1565CDI / T / M<br>HI-1566CDI / T / M | 20-pin Ceramic side-brazed DIP                 | Socketed             | 62°C/W        | 69°C                   | 129°C                  | 169°C                   |
| HI-1565PCI / T<br>HI-1566PCI / T         | 44-pin Plastic chip-scale package              | Heat sink unsoldered | 49°C/W        | 59°C                   | 119°C                  | 159°C                   |

Data taken at VDD=5.0V, continuous transmission at 1Mbit/s, single transmitter enabled.

## ORDERING INFORMATION

### HI - 156x xx x x (Plastic)

| PART NUMBER | LEAD FINISH                              |
|-------------|------------------------------------------|
| Blank       | Tin / Lead (Sn / Pb) Solder              |
| F           | 100% Matte Tin (Pb-free, RoHS compliant) |

| PART NUMBER | TEMPERATURE RANGE | FLOW | BURN IN |
|-------------|-------------------|------|---------|
| I           | -40°C TO +85°C    | I    | NO      |
| T           | -55°C TO +125°C   | T    | NO      |
| M           | -55°C TO +125°C   | M    | YES     |

| PART NUMBER | PACKAGE DESCRIPTION                                                    |
|-------------|------------------------------------------------------------------------|
| PC          | 44 PIN PLASTIC CHIP-SCALE LPCC (44PCS) not available with 'M' flow     |
| PS          | 20 PIN PLASTIC ESOIC, Thermally Enhanced Wide SOIC w/Heat Sink (20HWE) |

| PART NUMBER | RXENA = 0 |                  | RXENB = 0 |                  |
|-------------|-----------|------------------|-----------|------------------|
|             | RXA       | $\overline{RXA}$ | RXB       | $\overline{RXB}$ |
| 1565        | 0         | 0                | 0         | 0                |
| 1566        | 1         | 1                | 1         | 1                |

### HI - 156xCD x (Ceramic)

| PART NUMBER | TEMPERATURE RANGE | FLOW | BURN IN | LEAD FINISH                    |
|-------------|-------------------|------|---------|--------------------------------|
| I           | -40°C TO +85°C    | I    | NO      | Gold (Pb-free, RoHS compliant) |
| T           | -55°C TO +125°C   | T    | NO      | Gold (Pb-free, RoHS compliant) |
| M           | -55°C TO +125°C   | M    | YES     | Tin / Lead (Sn / Pb) Solder    |

| PART NUMBER | RXENA = 0 |                  | RXENB = 0 |                  | PACKAGE DESCRIPTION                  |
|-------------|-----------|------------------|-----------|------------------|--------------------------------------|
|             | RXA       | $\overline{RXA}$ | RXB       | $\overline{RXB}$ |                                      |
| 1565CD      | 0         | 0                | 0         | 0                | 20 PIN CERAMIC SIDE BRAZED DIP (20C) |
| 1566CD      | 1         | 1                | 1         | 1                | 20 PIN CERAMIC SIDE BRAZED DIP (20C) |

## RECOMMENDED TRANSFORMERS

The HI-1565 and HI-1566 transceivers have been characterized for compliance with the electrical requirements of MIL-STD-1553 when used with the following transformers. Holt recommends the Premier Magnetix parts as offering the best combination of electrical performance, low cost and small footprint.

| MANUFACTURER     | PART NUMBER | APPLICATION   | TURNS RATIO(S)           | DIMENSIONS                |
|------------------|-------------|---------------|--------------------------|---------------------------|
| Premier Magnetix | PM-DB2725EX | Isolation     | Dual ratio 1:1.79, 1:2.5 | 0.4 x 0.4 x 0.242 inches  |
| Premier Magnetix | PM-DB2702   | Stub coupling | 1:1.4                    | .625 x .625 x .250 inches |
| Premier Magnetix | PM-DB-2791S | Isolation     | 1:2.5                    | 0.4 x 0.4 x 0.185 inches  |
| Premier Magnetix | PM-DB-2795S | Isolation     | 1:1.79                   | 0.4 x 0.4 x 0.185 inches  |
| Premier Magnetix | PM-DB-2798S | Isolation     | Dual ratio 1:1.79, 1:2.5 | 0.4 x 0.4 x 0.185 inches  |
| Premier Magnetix | PM-DB-2762  | Isolation     | Dual core 1:2.5          | 0.4 x 0.4 x 0.320 inches  |
| Premier Magnetix | PM-DB-2766  | Isolation     | Dual core 1:1.79         | 0.4 x 0.4 x 0.320 inches  |




## REVISION HISTORY

| Document | Rev. | Date     | Description of Change                                                                                                                                                    |
|----------|------|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DS1565   | E    | 09/26/08 | Clarification of transmitter and receiver functions in Description, clarified available temperature ranges, and corrected a dimension in Recommended Transformers table. |
|          | F    | 07/24/09 | Corrected typographical errors in package dimensions.                                                                                                                    |
|          | G    | 08/20/13 | Updated functional description for clarity. Revised figures 2, 3, and 4. Updated package drawings.                                                                       |
|          | H    | 5/21/14  | Corrected typo in figure reference. Updated Figure 2 and package drawings.                                                                                               |
|          | I    | 5/26/15  | Clarified $t_{RG}$ test conditions in AC Characteristics Table. Corrected bus labeling on Tables 2 and 3. Updated Recommended Transformers table.                        |
|          | J    | 07/28/16 | Added text "Point AD" to pg. 6 Figure. 3                                                                                                                                 |

### 20-PIN PLASTIC SMALL OUTLINE (ESOC) - WB (Wide Body, Thermally Enhanced)

millimeters (inches)

Package Type: 20HWE




BSC = "Basic Spacing between Centers"  
is theoretical true position dimension and  
has no tolerance. (JEDEC Standard 95)

### 20-PIN CERAMIC SIDE-BRAZED DIP

inches (millimeters)

Package Type: 20C



BSC = "Basic Spacing between Centers"  
is theoretical true position dimension and  
has no tolerance. (JEDEC Standard 95)

## 44-PIN PLASTIC CHIP-SCALE PACKAGE (QFN)

*millimeters (inches)*

Package Type: 44PCS

