

# HI-8456, HI-8457, HI-8458

Octal ARINC 429 Line Receivers with

September 2017

# Integrated DO-160G Level 3 Lightning Protection

### **GENERAL DESCRIPTION**

Holt's family of octal ARINC 429 line receivers, HI-8456, HI-8457 and HI-8458 include internal lightning protection circuitry which ensures compliance with RTCA/DO-160G, Section 22 Level 3 Pin Injection Test Waveform Set A (3 & 4), Set B (3 & 5A) and Set Z (3 & 5B) without the use of any external components. Each device contains 8 independent ARINC 429 line receivers. Pin surge levels for Level 3 are summarized below.

| Waveform<br>3 | Waveform<br>4 | 4 5A      |           |
|---------------|---------------|-----------|-----------|
| VOC/ISC       | VOC/ISC       | VOC/ISC   | VOC/ISC   |
| 600V/24A      | 300V/60A      | 300V/300A | 300V/300A |

The devices are designed to operate from either a 5V or 3.3V supply in a high noise environment, with an input common mode voltage range of  $\pm$ 30V. Each receiver channel translates incoming ARINC 429 data bus signals to a pair of TTL / CMOS outputs.

In the case of HI-8456 and HI-8458, the TESTA and TESTB inputs bypass the analog inputs for testing purposes. They force the outputs of all eight receivers to the specified ZERO, ONE or NULL state. The ARINC inputs are ignored when the devices are in test mode. The HI-8456 has a single test port which controls all 8 channels simultaneously. The HI-8458 has two independent test ports, each controlling a bank of 4 channels. Test inputs are not implemented on HI-8457 and are internally connected to logic 0. The truth table for the TESTA and TESTB inputs is shown in Table 1.

The HI-8456 and HI-8457 are exact drop in replacements for DEI1046 and DEI1047 respectively. The HI-8458 is pin-to-pin compatible with Holt's HI-8448 and is also a drop-in replacement for the DEI1148 (44-pin PQFP). A part number cross reference is included in Table 2.

The parts are available in Industrial  $-40^{\circ}$ C to  $+85^{\circ}$ C, or Extended,  $-55^{\circ}$ C to  $+125^{\circ}$ C temperature ranges. Optional burn-in is available on the extended temperature range.

### FEATURES

- Internal lightning protection circuitry ensures compliance with RTCA/DO-160G, Section 22 Level 3 Pin Injection Test Waveform Set A (3 & 4), Set B (3 & 5A) and Set Z (3 & 5B)
- Direct connection to ARINC 429 bus with no external components
- High input common mode voltage range of ±30V
- 3.3V or 5.0V single supply operation
- Test inputs bypass analog inputs and force digital outputs to a one, zero, or null state (not available on HI-8457)
- · Industrial and Extended temperature ranges
- Burn-in available

## **PIN CONFIGURATION (TOP VIEW)**

|       |    |                   | 1  |       |
|-------|----|-------------------|----|-------|
| IN1A  | 1  |                   | 38 | OUT1A |
| IN1B  | 2  |                   | 37 | OUT1B |
| IN2A  | 3  |                   | 36 | OUT2A |
| IN2B  | 4  |                   | 35 | OUT2B |
| IN3A  | 5  |                   | 34 | OUT3A |
| IN3B  | 6  |                   | 33 | OUT3B |
| IN4A  | 7  |                   | 32 | OUT4A |
| IN4B  | 8  | HI-8456PS         | 31 | OUT4B |
| IN5A  | 9  | HI-8457PS         | 30 | VSS   |
| IN5B  | 10 | Ostal             | 29 | VDD   |
| IN6A  | 11 | Octal<br>Receiver | 28 | VSS   |
| IN6B  | 12 | Receiver          | 27 | OUT5A |
| IN7A  | 13 |                   | 26 | OUT5B |
| IN7B  | 14 |                   | 25 | OUT6A |
| IN8A  | 15 |                   | 24 | OUT6B |
| IN8B  | 16 |                   | 23 | OUT7A |
| NC    | 17 |                   | 22 | OUT7B |
| TESTA | 18 |                   | 21 | OUT8A |
| TESTB | 19 |                   | 20 | OUT8B |
|       | L  |                   |    |       |

#### 38 Pin Plastic TSSOP Package

\* No Connect on HI-8457

| ARINC<br>INPUTS<br>INA - INB | TESTA <sup>(1)</sup> | TESTB <sup>(1)</sup> | OUTA | OUTB |
|------------------------------|----------------------|----------------------|------|------|
| -2.5 to +2.5V                | 0                    | 0                    | 0    | 0    |
| < -6.5V                      | 0                    | 0                    | 0    | 1    |
| > +6.5V                      | 0                    | 0                    | 1    | 0    |
| x                            | 0                    | 1                    | 0    | 1    |
| х                            | 1                    | 0                    | 1    | 0    |
| x                            | 1                    | 1                    | 0    | 0    |

Note (1): Not available on HI-8457.

### **FUNCTIONAL DESCRIPTION**

Figure 1 shows the general architecture of an ARINC 429 receiver. The receiver operates off the VDD supply only. The inputs INA and INB may be connected directly to the ARINC 429 bus. Internal lightning protection circuitry ensures compliance with RTCA/DO-160G, Section 22 Level 3 Pin Injection Test Waveform Set A (3 & 4), Set B (3 & 5A) and Set Z (3 & 5B) without the use of any external components.

After level translation, the inputs are buffered and become inputs to a differential amplifier. The amplitude of the differential signal is compared to levels derived from a divider between VDD and Ground. The nominal settings correspond to a One/Zero amplitude of 6.0V and a Null amplitude of 3.3V.

The status of the ARINC receiver input is latched. A Null input resets the latches and a One or Zero input sets the latches.

The logic at the output is controlled by the test signal which is generated by the logical OR of the TESTA and TESTB pins (not available on HI-8457). If TESTA and TESTB are both One, the outputs are pulled low. This allows the digital outputs of a transmitter to be connected to the test inputs through control logic for system self-test purposes.

### **BLOCK DIAGRAMS**





Figure 1. Line Receiver Block Diagram





HOLT INTEGRATED CIRCUITS 3

# HI-8456, HI-8457, HI-8458

| DEI<br>Part Number | Holt<br>Part Number | Package      | Test Inputs | Temperature<br>Range |
|--------------------|---------------------|--------------|-------------|----------------------|
| DEI1046-TES-G      | HI-8456PSTF         | 38-pin TSSOP | Yes         | – 55 / + 85°C        |
| DEI1046-TMS-G      | HI-8456PSTF         | 38-pin TSSOP | Yes         | – 55 / + 125°C       |
| DEI1047-TES-G      | HI-8457PSTF         | 38-pin TSSOP | No          | – 55 / + 85°C        |
| DEI1047-TMS-G      | HI-8457PSTF         | 38-pin TSSOP | No          | – 55 / + 125°C       |
| DEI1148-QES-G      | HI-8458PQTF         | 44-pin PQFP  | Yes         | – 55 / + 85°C        |
| DEI1148-QMS-G      | HI-8458PQTF         | 44-pin PQFP  | Yes         | – 55 / + 125°C       |

### Table 2. Cross Reference Table

### **PIN DESCRIPTIONS**

| Table 3. | HI-8458 | Pin | Descri | ptions |
|----------|---------|-----|--------|--------|
|----------|---------|-----|--------|--------|

| Symbol    | Function     | Description                             |
|-----------|--------------|---|
| IN[8:1]A  | ARINC INPUT  | Receiver [8:1] positive input           |
| IN[8:1]B  | ARINC INPUT  | Receiver [8:1] negative input           |
| TESTAA    | LOGIC INPUT  | Positive test input A for odd channels  |
| TESTAB    | LOGIC INPUT  | Negative test input A for odd channels  |
| TESTBA    | LOGIC INPUT  | Positive test input B for even channels |
| TESTBB    | LOGIC INPUT  | Negative test input B for even channels |
| OUT[8:1]B | LOGIC OUTPUT | Receiver [8:1] "ZERO" output            |
| OUT[8:1]A | LOGIC OUTPUT | Receiver [8:1] "ONE" output             |
| GND       | POWER        | Ground supply voltage                   |
| VDD       | POWER        | +3.3V or +5V supply voltage             |
| NC        | No Connect   | No connect                              |

### Table 4. HI-8456/HI-8457 Pin Descriptions

| Symbol    | Function     | Description                                    |
|-----------|--------------|--|
| IN[8:1]A  | ARINC INPUT  | Receiver [8:1] positive input                  |
| IN[8:1]B  | ARINC INPUT  | Receiver [8:1] negative input                  |
| TESTA     | LOGIC INPUT  | Positive test input (not available on HI-8457) |
| TESTB     | LOGIC INPUT  | Negative test input (not available on HI-8457) |
| OUT[8:1]B | LOGIC OUTPUT | Receiver [8:1] "ZERO" output                   |
| OUT[8:1]A | LOGIC OUTPUT | Receiver [8:1] "ONE" output                    |
| GND       | POWER        | Ground supply voltage                          |
| VDD       | POWER        | +3.3V or +5V supply voltage                    |
| NC        | No Connect   | No connect                                     |

# **ABSOLUTE MAXIMUM RATINGS**

| Supply Voltage (V <sub>DD</sub> ) | -0.3V to +7V    |  |  |
|-----------------------------------|-----------------|--|--|
| Logic input voltage range         | -0.3V to +5.5V  |  |  |
| ARINC input voltage               | -120V to + 120V |  |  |
| Solder Temperature (reflow)       | 260°C           |  |  |
| Storage Temperature               | -65°C to +150°C |  |  |
| ESD-HBM (JS-001-2012)             |                 |  |  |
| Logic and supply pins             | 2,000V          |  |  |
| ARINC 429 bus input pins          | 1,000V          |  |  |

| RTCA/DO-160G, Section 22 pin injection |           |  |  |  |
|--|-----------|--|--|--|
| Waveform                               | Voc/Isc   |  |  |  |
| 3                                      | 750V/40A  |  |  |  |
| 4                                      | 700V/100A |  |  |  |
| 5A                                     | 700V/500A |  |  |  |
| 5B                                     | 700V/500A |  |  |  |

### **RECOMMENDED OPERATING CONDITIONS**

| Supply Voltages         |      |        |        |
|-------------------------|------|--------|--------|
| V <sub>DD</sub>         | 3.0V | to     | +5.5V  |
| Temperature Range       |      |        |        |
| Industrial Screening    | 40°  | C to   | +85°C  |
| Extended Temp Screening | 55°C | ; to - | +125°C |

NOTE: Stresses above absolute maximum ratings or outside recommended operating conditions may cause permanent damage to the device. These are stress ratings only. Operation at the limits is not recommended.

# **ELECTRICAL CHARACTERISTICS**

#### Table 5. DC Electrical Characteristics

 $V_{DD}$  = +5.0V ± 10% or +3.3V ± 10%, GND = 0V, T<sub>A</sub> = Operating Temperature Range (unless otherwise stated)

| Paran                          | neters                                 | Symbol            | Test Conditions  | Min                  | Тур | Мах     | Units |
|--------------------------------|--|-------------------|--|----------------------|-----|---------|-------|
| ARINC INPUTS                   |  |                   |  |                      |     |         |       |
| Input Voltage                  | ONE or ZERO                            | V <sub>DIN</sub>  | Differential Input voltage                                       | 6.5                  | 10  | 13      | V     |
|                                | NULL                                   | V <sub>NIN</sub>  | Differential Input voltage                                       |                      |     | 2.5     | V     |
|                                | Common mode                            | V <sub>COM</sub>  | With respect to GND  | -30                  |     | +30     | V     |
| Input Resistance               | INA to INB                             | R <sub>DIFF</sub> | Supplies floating  | 280                  |     |         | kΩ    |
|                                | Input to GND or $\rm V_{\rm \tiny DD}$ | R <sub>SUP</sub>  | Supplies floating  | 140                  |     |         | kΩ    |
| Input Hysteresis               |  | V <sub>HYS</sub>  |  | 0.5                  | 1.0 |         | V     |
| Input Capacitance              | ARINC differential                     | C <sub>AD</sub>   |  |                      | 5   | 10      | pF    |
|                                | ARINC single ended<br>to GND           | C <sub>AS</sub>   |  |                      |     | 10      | pF    |
| TEST INPUTS                    |  |                   |  |                      |     |         |       |
| Logic Input Voltage            | High                                   | V <sub>IH</sub>   |  | 2.0                  |     |         | V     |
|                                | Low                                    | V <sub>IL</sub>   |  |                      |     | 0.8     | V     |
| Logic Input Current            | Sink                                   | I <sub>IH</sub>   | $V_{IH} = V_{DD}$  |                      |     | 200     | μA    |
|                                | Source                                 | I <sub>IL</sub>   | V <sub>IL</sub> = 0V   | -1.0                 |     |         | μA    |
| OUTPUTS                        |  |                   |  |                      |     |         |       |
| Logic Output Voltage<br>(CMOS) | High                                   | V <sub>OHC</sub>  | I <sub>он</sub> = -100µА   | V <sub>DD</sub> -0.2 |     |         | V     |
|                                | Low                                    | V <sub>OLC</sub>  | Ι <sub>οL</sub> = 100μΑ  |                      |     | GND+0.2 | V     |
| SUPPLY CURRENT                 |  |                   |  |                      |     |         |       |
| V <sub>DD</sub> Current        |  | I <sub>DD</sub>   | High-speed.<br>100% duty cycle.<br>$C_L = 15 pF. V_{DD} = 5.5V.$ |                      |     | 18      | mA    |

#### Table 6. AC Electrical Characteristics

 $V_{_{DD}}$  = +5.0V ± 10% or +3.3V ± 10%, GND = 0V, T<sub>A</sub> = Operating Temperature Range (unless otherwise stated)

| Parameter                 | S           | Symbol           | Test Conditions       | Min | Тур | Мах | Units |
|---------------------------|-------------|------------------|-----------------------|-----|-----|-----|-------|
| SWITCHING CHARACTERISTICS |             |                  |                       |     |     |     |       |
| Propagation Delay         | IN to OUT   | t <sub>LH</sub>  | C <sub>L</sub> = 50pF |     | 150 | 300 | ns    |
|                           |             | t <sub>HL</sub>  | C <sub>L</sub> = 50pF |     | 150 | 300 | ns    |
| Output Rise Time          |             | t <sub>R</sub>   | 10% to 90%            |     | 15  | 50  | ns    |
| Output Fall Time          |             | t <sub>F</sub>   | 90% to 10%            |     | 15  | 50  | ns    |
| Propagation Delay         | TEST to OUT | t <sub>тон</sub> |                       |     | 50  |     | ns    |
|                           |             | t <sub>TOL</sub> |                       |     | 50  |     | ns    |

### LIGHTNING INDUCED TRANSIENT VOLTAGE WAVEFORMS

#### Waveform 3.




Figure 3. DO-160G Lightning Induced Transient Voltage Waveform 3. Voc = 600V, Isc = 24A, Frequency = 1MHz ± 20%.

#### Waveform 4.




Figure 4. DO-160G Lightning Induced Transient Voltage Waveform 4. Voc = 300V, Isc = 60A.

### Waveform 5.






Figure 5. DO-160G Lightning Induced Transient Voltage Waveforms 5A and 5B. Voc = 300V, Isc = 300A.

### ADDITIONAL PACKAGE AND PIN CONFIGURATIONS








44-Pin Plastic Quad Flat Pack (PQFP)

HOLT INTEGRATED CIRCUITS 11



### **ORDERING INFORMATION**

#### HI - <u>845xxx x x</u> (Plastic)

| PARI NUMBER | PART NUMBER LEAD FINISH                  |      |         |
|-------------|--|------|---------|
| Blank       | Tin / Lead (Sn / Pb) Solder              |      |         |
| F           | 100% Matte Tin (Pb-free, RoHS compliant) |      |         |
|             |  |      |         |
| PART NUMBER | TEMPERATURE RANGE                        | FLOW | BURN IN |
| I           | -40°C to +85°C                           | I    | No      |
| Т           | -55°C to +125°C                          | Т    | No      |
| М           | -55°C to +125°C                          | М    | Yes     |
|             |  |      | •       |
|             |  |      |         |

| <br>PART NUMBER PACKAGE DESCRIPTION |  | TEST PINS |  |
|-------------------------------------|--|-----------|--|
| 8456PS                              | 38 PIN PLASTIC TSSOP (38HS)            | Y         |  |
| 8457PS                              | 38 PIN PLASTIC TSSOP (38HS)            | Ν         |  |
| 8458PS                              | 38 PIN PLASTIC TSSOP (38HS)            | Y         |  |
| 8458PQ                              | 44 PIN PLASTIC QUAD FLAT PACK (44PMQS) | Y         |  |
| 8458PC                              | 44 PIN PLASTIC QFN (44PCS)             | Y         |  |

# HI-8456, HI-8457, HI-8458

# **REVISION HISTORY**

| Revision Date |           | Date     | Description of Change  |  |
|---------------|-----------|----------|--|--|
| DS8458,       | Rev. New. | 01/27/16 | Initial Release  |  |
|               | Rev. A    | 04/01/16 | Correct typos on 44-pin PQFP and QFN packages (Pin 26 listed twice).   |  |
|               | Rev. B    | 08/11/16 | Remove Logic Output Voltage spec. (VOH, VOL). Use CMOS spec. $(V_{OHC}, V_{OLC})$ .  |  |
|               | Rev. C    | 12/05/16 | Remove Power Dissipation spec from "Absolute Maximum Ratings". Update Supply Current spec in "Electrical Characteristics". |  |
|               | Rev. D    | 06/28/17 | Update lightning waveforms Voc value in "Absolute Maximum Ratings" table.  |  |
|               | Rev. E    | 09/20/17 | Update Functional Description.   |  |

### PACKAGE DIMENSIONS

