

Features

- Floating channel designed for bootstrap operation
- Fully operational to +600 V
- Tolerant to negative transient voltage – dV/dt immune
- Application-specific gate drive range:
 Motor Drive: 12 V to 20 V (AUIRS2127/AUIRS2128)
 Automotive: 9 V to 20 V (AUIRS21271/AUIRS21281)
- Undervoltage lockout
- Desaturation Over Current Protection
- 3.3 V, 5 V, and 15 V input logic compatible
- FAULT lead indicates shutdown has occurred
- Output in phase with input (AUIRS2127/AUIRS21271)
- Output out of phase with input (AUIRS2128/AUIRS21281)
- Lead-free, RoHS compliant
- Automotive qualified*

Typical Applications

- Fork Lift motor drives
- hydraulic pumps
- IGBT drive with Desaturation Detection
- General purpose three phase inverters

Product Summary

Topology	Single	
V _{OFFSET}	≤ 600 V	
V _{OUT}	AUIRS212(7,8)	12 V – 20 V
	AUIRS212(71,81)	8.4 V – 20 V
I _{o+} & I _{o-} (typical)	290 mA & 600 mA	
t _{ON} & t _{OFF} (typical)	200 ns & 175 ns	

Package Options



8-Lead SOIC

Typical Connection Diagram




Table of Contents	Page
Description	3
Qualification Information	4
Absolute Maximum Ratings	5
Recommended Operating Conditions	5
Static Electrical Characteristics	6
Dynamic Electrical Characteristics	6
Functional Block Diagram	7
Input/Output Pin Equivalent Circuit Diagram	8-9
Lead Definitions	10
Lead Assignments	10
Application Information and Additional Details	11
Parameter Temperature Trends	12-18
Package Details	19
Tape and Reel Details	20
Part Marking Information	21-22
Ordering Information	23
Important Notice	24

Description

The AUIRS2127S/AUIRS2128S/AUIRS21271S/AUIRS21281S are high voltage, high speed power MOSFET and IGBT drivers. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL outputs, down to 3.3 V. The protection circuitry detects over-current in the driven power transistor and terminates the gate drive voltage. An open drain FAULT signal is provided to indicate that an over-current shutdown has occurred. The output drivers feature a high pulse current buffer stage designed for minimum cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high- side or low-side configuration which operates up to 600 V.

Qualification Information[†]

Qualification Level		Automotive (per AEC-Q100 ^{††})	
		Comments: This family of ICs has passed an Automotive qualification. IR's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.	
Moisture Sensitivity Level		SOIC8	MSL3 ^{†††} 260°C (per IPC/JEDEC J-STD-020)
ESD	Machine Model	Class M2 (Pass +/-150V) (per AEC-Q100-003)	
	Human Body Model	Class H1B (Pass +/-1000V) (per AEC-Q100-002)	
	Charged Device Model	Class C4 (Pass +/-1000V) (per AEC-Q100-011)	
IC Latch-Up Test		Class II, Level A ^{††††} (per AEC-Q100-004)	
RoHS Compliant		Yes	

† Qualification standards can be found at International Rectifier's web site <http://www.irf.com/>

†† Exceptions to AEC-Q100 requirements are noted in the qualification report.

††† Higher MSL ratings may be available for the specific package types listed here. Please contact your International Rectifier sales representative for further information.

†††† FAULT pin not stressed.

Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which permanent damage to the device may occur. These are stress ratings only, functional operation of the device at these or any other condition beyond those indicated in the “Recommended Operating Condition” is not implied. Exposure to absolute maximum-rated conditions for extended periods may affect device reliability. All voltage parameters are absolute voltages referenced to COM unless otherwise stated in the table. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units
V_B	High-side floating absolute voltage	-0.3	625	V
V_S	High-side floating supply offset voltage	$V_B - 25$	$V_B + 0.3$	
V_{HO}	High-side floating output voltage	$V_S - 0.3$	$V_B + 0.3$	
V_{CC}	Logic supply voltage	-0.3	25	
V_{IN}	Logic input voltage	-0.3	$V_{CC} + 0.3$	
V_{FLT}	FAULT output voltage	-0.3	$V_{CC} + 0.3$	
V_{CS}	Current sense voltage	$V_S - 0.3$	$V_B + 0.3$	
dV_S/dt	Allowable offset supply voltage transient	—	50	V/ns
P_D	Package power dissipation @ $T_A \leq 25^\circ\text{C}$	—	0.625	W
R_{thJA}	Thermal resistance, junction to ambient	—	200	$^\circ\text{C/W}$
T_J	Junction temperature	—	150	$^\circ\text{C}$
T_S	Storage temperature	-55	150	
T_L	Lead temperature (soldering, 10 seconds)	—	300	

Recommended Operating Conditions

The input/output logic timing diagram is shown in Fig. 1. For proper operation the device should be used within the recommended conditions. The V_S offset rating is tested with all supplies biased at 15 V differentials.

Symbol	Definition	Min.	Max.	Units
V_B	High-side floating supply voltage	(AUIRS2127/AUIRS2128) $V_S + 12$	$V_S + 20$	V
		(AUIRS21271/AUIRS21281) $V_S + 9$	$V_S + 20$	
V_S	High-side floating supply offset voltage	†	600	
V_{HO}	High-side floating output voltage	V_S	V_B	
V_{CC}	Logic supply voltage	10	20	
V_{IN}	Logic input voltage	0	V_{CC}	
V_{FLT}	FAULT output voltage	0	V_{CC}	
V_{CS}	Current sense voltage	V_S	$V_S + 5$	$^\circ\text{C}$
T_A	Ambient temperature	-40	125	

† Logic operational for V_S of -5 to +600 V. Logic state held for V_S of -5 V to $-V_{BS}$.
(Please refer to the Design Tip DT97 -3 for more details).

Static Electrical Characteristics

Unless otherwise noted, these specifications apply for an operating junction temperature range of $-40^{\circ}\text{C} \leq T_j \leq 125^{\circ}\text{C}$ with bias conditions of V_{BIAS} (V_{CC} , V_{BS}) = 15 V. The V_{IL} , V_{IH} and I_{IN} parameters are referenced to COM. The V_{O} and I_{O} parameters are referenced to V_{S} .

Symbol	Definition		Min	Typ	Max	Units	Test Conditions
V_{IH}	Logic “1” input voltage	(AUIRS2127/AUIRS21271)	2.5	—	—	V	$V_{CC} = 10\text{ V to } 20\text{ V}$
	Logic “0” input voltage	(AUIRS2128/AUIRS21281)					
V_{IL}	Logic “0” input voltage	(AUIRS2127/AUIRS21271)	—	—	0.8		
	Logic “1” input voltage	(AUIRS2128/AUIRS21281)					
V_{CSTH+}	CS input positive going threshold	(AUIRS2127/AUIRS2128)	180	250	320	mV	
		(AUIRS21271/AUIRS21281)	1.5	1.8	2.1		
V_{OH}	High level output voltage, $V_{BIAS} - V_O$		—	0.05	0.2	V	$I_O = 2\text{ mA}$
V_{OL}	Low level output voltage, V_O		—	0.02	0.1		
I_{LK}	Offset supply leakage current		—	—	50	μA	$V_B = V_S = 600\text{ V}$
I_{QBS}	Quiescent V_{BS} supply current		—	300	925		$V_{IN} = 0\text{ V or } 5\text{ V}$
I_{QCC}	Quiescent V_{CC} supply current		—	60	130		
I_{IN+}	Logic “1” input bias current		—	7.0	15		$V_{IN} = 5\text{ V}$
I_{IN-}	Logic “0” input bias current		—	—	5.0		$V_{IN} = 0\text{ V}$
I_{CS+}	“High” CS bias current		—	—	5.0		$V_{CS} = 3\text{ V}$
I_{CS-}	“High” CS bias current		—	—	5.0		$V_{CS} = 0\text{ V}$
V_{BSUV+}	V_{BS} supply undervoltage positive going threshold	(AUIRS2127/AUIRS2128)	8.8	10.3	11.8	V	
		(AUIRS21271/AUIRS21281)	6.3	7.2	8.2		
V_{BSUV-}	V_{BS} supply undervoltage negative going threshold	(AUIRS2127/AUIRS2128)	7.5	9.0	10.6		
		(AUIRS21271/AUIRS21281)	6.0	6.8	7.7		
I_{O+}	Output high short circuit pulsed current ^(†)		200	290	—	mA	$V_O = 0\text{ V}, V_{IN} = 5\text{ V}$ $PW \leq 10\text{ }\mu\text{s}$
I_{O-}	Output low short circuit pulsed current ^(†)		420	600	—		$V_O = 15\text{ V}, V_{IN} = 0\text{ V}$ $PW \leq 10\text{ }\mu\text{s}$
$R_{on, FLT}$	FAULT – low on resistance		—	125	—	Ω	

(†) Guaranteed by design

Dynamic Electrical Characteristic

Unless otherwise noted, these specifications apply for an operating junction temperature range of $-40^{\circ}\text{C} \leq T_j \leq 125^{\circ}\text{C}$ with bias conditions of V_{BIAS} (V_{CC} , V_{BS}) = 15 V, $C_{\text{L}} = 1000 \text{ pF}$.

Symbol	Definition	Min	Typ	Max	Units	Test Conditions
t_{on}	Turn-on propagation delay	—	200	275	ns	$V_{\text{S}} = 0 \text{ V}$
t_{off}	Turn-off propagation delay	—	175	275		$V_{\text{S}} = 600 \text{ V}$
t_{r}	Turn-on rise time	—	80	130		
t_{f}	Turn-off fall time	—	40	65		
t_{bl}	Start-up blanking time	475	750	985		
t_{CS}	CS shutdown propagation delay	—	65	360		
t_{flt}	CS to FAULT pull-up propagation delay	—	270	510		

Note: Please refer to figures in Parameter Temperature Trends section





The schematic diagram illustrates the internal architecture of the AUIRS2127/AUIRS21271. Key components and connections include:

- Inputs:** V_{CC} , IN (with a pull-up resistor and inverter), FAULT (with a pull-up resistor and Schmitt trigger), and COM (with a pull-up resistor and Schmitt trigger).
- Internal Blocks:**
 - UV DETECT:** Receives input from the UV DETECT pin and outputs to the R input of a flip-flop.
 - PULSE FILTER:** Processes signals from the PULSE GENERATOR and the FAULT input.
 - PULSE GENERATOR:** Generates pulses based on the IN and FAULT inputs.
 - UP SHIFTERS:** Shifts the output of the PULSE GENERATOR.
 - DOWN SHIFTER:** Shifts the output of the PULSE FILTER.
 - Flip-Flops:** Two R-S flip-flops are used for signal processing and state storage.
 - Logic Gates:** An OR gate and an AND gate are used for signal combination.
 - Driver:** A buffer/driver stage that outputs to the HO pin.
 - Delay:** A delay block that processes the output of the AND gate.
 - CS (Chip Select):** Generated by the output of the AND gate and the delay block.
- Outputs:** V_b , HO, V_s , and CS.





The diagram illustrates the internal architecture of the AUIRS2128/AUIRS21281. It features several functional blocks:

- Input Section:** The V_{CC} supply is connected to a 5V reference and an input buffer. The IN signal is buffered and inverted. The $FAULT$ input is connected to an RS flip-flop, which also receives a signal from the COM input.
- Pulse Processing:** The buffered IN signal passes through a **PULSE GENERATOR** and a **PULSE FILTER**. The $FAULT$ signal also passes through a **PULSE FILTER**.
- High Voltage Section:** The filtered signals are connected to **UP SHIFTERS** and **DOWN SHIFTERS**, which interface with an **HV LEVEL SHIFTER**. This section includes a **UV DETECT** block and a **PULSE FILTER**.
- Logic and Timing:** The circuit includes multiple RS flip-flops, an OR gate, an AND gate, a **DELAY** block, and a **DRIVER** stage. These components manage the timing and logic for the V_b , HO , V_s , and CS signals.
- Outputs:** The V_b output is connected to the V_b supply. The HO output is connected to the HO pin. The V_s output is connected to the V_s pin. The CS output is connected to the CS pin and includes a pull-up resistor to V_{CC} .

Input/Output Pin Equivalent Circuit Diagrams: (AUIRS2127/AUIRS21271)





Input/Output Pin Equivalent Circuit Diagrams: (AUIRS2128/AUIRS21281)



Lead Definitions

PIN	Symbol	Description
1	V_{CC}	Low-side and gate drive supply
2	$\frac{IN}{\overline{IN}}$	Logic input for gate driver output (HO), in phase with HO (AUIRS2127/AUIRS21271) Logic input for gate driver output (HO), out of phase with HO (AUIRS2128/AUIRS21281)
3	$\overline{FAULT}$	Indicates over-current shutdown has occurred, negative logic
4	COM	Logic ground
5	V_S	High-side floating supply return
6	C_S	Current sense input to current sense comparator
7	HO	High-side gate drive output
8	V_B	High-side floating supply

Lead Assignments

 8-Lead SOIC AUIRS2127S/AUIRS21271S	 8-Lead SOIC AUIRS2128S/AUIRS21281S
--	---

Application Information and Additional Details




Figure 1: Input/Output Timing Diagram




Figure 2: Switching Time Waveform Definition




Figure 3: Start-Up Blanking Time Waveform




Figure 4: CS Shutdown Waveform Definitions




Figure 5: CS to FAULT Waveform Definitions

Parameter Temperature Trends

Figures 6-33 provide information on the experimental performance of the AUIRS212(7, 71, 8, 81)S HVIC. The line plotted in each figure is generated from actual lab data.

A large number of individual samples were tested at three temperatures (-40 °C, 25 °C, and 125 °C) in order to generate the experimental curves. The line consists of three data points (one data point at each of the tested temperatures) that have been connected together to illustrate the understood trend. The individual data points on the curve were determined by calculating the averaged experimental value of the parameter (for a given temperature).

A different set of individual samples was used to generate curves of parameter trends vs. supply voltage.




Figure 6A. Turn-On Propagation Delay vs. Temperature




Figure 6B. Turn-On Propagation Delay vs. Supply Voltage




Figure 7A. Turn-Off Propagation Delay vs. Temperature




Figure 7B. Turn-Off Propagation Delay vs. Supply Voltage




Figure 8A. Turn-On rise time vs. Temperature




Figure 8B. Turn-On rise time vs. Voltage




Figure 9A. Turn-Off fall time vs. Temperature




Figure 9B. Turn-Off fall time vs. Voltage




Figure 10A. Start-up blanking time vs. Temperature




Figure 10B. Start-up blanking time vs. Voltage




Figure 11A. CS Shutdown Prop. delay vs. Temperature




Figure 11B. CS Shutdown Prop. delay vs. Voltage




Figure 12A. CS to Fault pull-up Prop. delay vs. Temperature




Figure 12B. CS to Fault Prop. delay vs. Voltage




Figure 13A. 2127(8) V_{CSTH+} threshold voltage vs. Temperature




Figure 13B. 2127(8)1 V_{CSTH+} threshold voltage vs. Temperature




Figure 14A. High level output ($I_O = 2\text{mA}$) vs. Temperature




Figure 14B. Low level output ($I_O = 2\text{mA}$) vs. Temperature




Figure 15A. Offset supply leakage current vs. Temperature




Figure 15B. High-side floating well offset supply leakage current vs. Voltage




Figure 16A. V_{BS} supply current vs. Temperature




Figure 16B. V_{BS} supply current vs. Voltage




Figure 17A. V_{CC} supply current vs. Temperature




Figure 17B. V_{CC} supply current vs. Voltage




Figure 18A. Logic "1" input bias current vs. Temperature




Figure 18B. Logic "1" input bias current vs. Voltage




Figure 19A. Logic "0" input bias current vs. Temperature




Figure 19B. Logic "0" input bias current vs. Voltage




Figure 20A. Logic "1" CS bias current vs. Temperature




Figure 20B. Logic "1" CS bias current vs. Voltage




Figure 21A. Logic "0" CS bias current vs. Temperature




Figure 21B. Logic "0" CS bias current vs. Voltage




Figure 22A. 2127(8)1 V_{BS} UV threshold + vs. Temperature




Figure 22B. 2127(8)1 V_{BS} UV threshold - vs. Temperature




Figure 23A. 2127(8) V_{BS} UV threshold + vs. Temperature




Figure 23B. 2127(8) V_{BS} UV threshold - vs. Temperature




Figure 24. Output source current vs. Voltage






Figure 25. Output sink current vs. Voltage

Package Details: SOIC8




Tape and Reel Details: SOIC8



CARRIER TAPE DIMENSION FOR 8SOICN



Code	Metric		Imperial	
	Min	Max	Min	Max
A	7.90	8.10	0.311	0.318
B	3.90	4.10	0.153	0.161
C	11.70	12.30	0.46	0.484
D	5.45	5.55	0.214	0.218
E	6.30	6.50	0.248	0.255
F	5.10	5.30	0.200	0.208
G	1.50	n/a	0.059	n/a
H	1.50	1.60	0.059	0.062





REEL DIMENSIONS FOR 8SOICN

Code	Metric		Imperial	
	Min	Max	Min	Max
A	329.60	330.25	12.976	13.001
B	20.95	21.45	0.824	0.844
C	12.80	13.20	0.503	0.519
D	1.95	2.45	0.767	0.096
E	98.00	102.00	3.858	4.015
F	n/a	18.40	n/a	0.724
G	14.50	17.10	0.570	0.673
H	12.40	14.40	0.488	0.566

Part Marking Information





Ordering Information

Base Part Number	Package Type	Standard Pack		Complete Part Number
		Form	Quantity	
AUIRS2127S	SOIC8	Tube/Bulk	95	AUIRS2127S
		Tape and Reel	2500	AUIRS21271STR
AUIRS21271S	SOIC8	Tube/Bulk	95	AUIRS21271S
		Tape and Reel	2500	AUIRS21271STR
AUIRS2128S	SOIC8	Tube/Bulk	95	AUIRS2128S
		Tape and Reel	2500	AUIRS2128STR
AUIRS21281S	SOIC8	Tube/Bulk	95	AUIRS21281S
		Tape and Reel	2500	AUIRS21281STR

IMPORTANT NOTICE

Unless specifically designated for the automotive market, International Rectifier Corporation and its subsidiaries (IR) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or services without notice. Part numbers designated with the “AU” prefix follow automotive industry and / or customer specific requirements with regards to product discontinuance and process change notification. All products are sold subject to IR’s terms and conditions of sale supplied at the time of order acknowledgment.

IR warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with IR’s standard warranty. Testing and other quality control techniques are used to the extent IR deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

IR assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using IR components. To minimize the risks with customer products and applications, customers should provide adequate design and operating safeguards.

Reproduction of IR information in IR data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alterations is an unfair and deceptive business practice. IR is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of IR products or serviced with statements different from or beyond the parameters stated by IR for that product or service voids all express and any implied warranties for the associated IR product or service and is an unfair and deceptive business practice. IR is not responsible or liable for any such statements.

IR products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of the IR product could create a situation where personal injury or death may occur. Should Buyer purchase or use IR products for any such unintended or unauthorized application, Buyer shall indemnify and hold International Rectifier and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that IR was negligent regarding the design or manufacture of the product.

IR products are neither designed nor intended for use in military/aerospace applications or environments unless the IR products are specifically designated by IR as military-grade or “enhanced plastic.” Only products designated by IR as military-grade meet military specifications. Buyers acknowledge and agree that any such use of IR products which IR has not designated as military-grade is solely at the Buyer’s risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

IR products are neither designed nor intended for use in automotive applications or environments unless the specific IR products are designated by IR as compliant with ISO/TS 16949 requirements and bear a part number including the designation “AU”. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, IR will not be responsible for any failure to meet such requirements.

For technical support, please contact IR’s Technical Assistance Center
<http://www.irf.com/technical-info/>

WORLD HEADQUARTERS:
233 Kansas St., El Segundo, California 90245
Tel: (310) 252-7105

Revision History

Date	Comment
7/2/08	Converted to Automotive datasheet template
9/26/08	Reviewed and added missing graphs, inserted input/output Pin Equivalent Circuit Diagrams
February, 12 th , 2009	Front page title and typ application changes
9/22/09	Changed package types, qual info, lead assignments.
10/6/09	Updated tri-temp graphs
10/26/09	Updated format
6/8/2010	Changed Tbl from 950 to 985; Ton/off to 275; added LU class; added disclaimer page
6/15/10	Removed Io vs temperature chart
7/8/2010	Updated marking
7/16/2010	changed Ton typ. and Toff typ to 200 and 175 on front page; changed Vout to 12V-20V and 8.4V-20V on front page.
10/26/2010	Corrected MSL level from 2 to 3 on Qual Info Page.