

## IR2117(S)/IR2118(S)&(PbF)

### **Features**

- Floating channel designed for bootstrap operation Fully operational to +600V
  Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout
- CMOS Schmitt-triggered inputs with pull-down
- Output in phase with input (IR2117) or out of phase with input (IR2118)
- Also available LEAD-FREE

### **Description**


The IR2117/IR2118(S) is a high voltage, high speed power MOSFET and IGBT driver. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS outputs. The output driver features a high pulse current buffer stage designed for minimum cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high or low side configuration which operates up to 600 volts.

### SINGLE CHANNEL DRIVER


### **Product Summary**

| Voffset                    | 600V max.       |  |  |  |
|----------------------------|-----------------|--|--|--|
| I <sub>O</sub> +/-         | 200 mA / 420 mA |  |  |  |
| Vout                       | 10 - 20V        |  |  |  |
| t <sub>on/off</sub> (typ.) | 125 & 105 ns    |  |  |  |

#### **Packages**



### **Typical Connection**



www.irf.com

## IR2117(S)/IR2118(S) & (PbF)

### **Absolute Maximum Ratings**

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Additional information is shown in Figures 5 through 8.

| Symbol              | Definition   | Min.          | Max.                  | Units                |         |
|---------------------|--|---------------|-----------------------|----------------------|---------|
| V <sub>B</sub>      | High side floating supply voltage                    |               | -0.3                  | 625                  |         |
| Vs                  | High side floating supply offset voltage             |               | V <sub>B</sub> - 25   | V <sub>B</sub> + 0.3 |         |
| V <sub>HO</sub>     | High side floating output voltage                    |               | V <sub>S</sub> - 0.3  | V <sub>B</sub> + 0.3 | V       |
| Vcc                 | Logic supply voltage                                 |               | -0.3                  | 25                   |         |
| V <sub>IN</sub>     | Logic input voltage                                  | -0.3          | V <sub>CC</sub> + 0.3 |                      |         |
| dV <sub>s</sub> /dt | Allowable offset supply voltage transient (figure 2) |               | _                     | 50                   | V/ns    |
| PD                  | Package power dissipation @ T <sub>A</sub> ≤ +25°C   | (8 lead PDIP) | _                     | 1.0                  |         |
|                     |  | (8 lead SOIC) | _                     | 0.625                | W       |
| Rth <sub>JA</sub>   | Thermal resistance, junction to ambient              | (8 lead PDIP) | _                     | 125                  | °C/W    |
|                     |  | (8 lead SOIC) | _                     | 200                  | ] 0,,,, |
| TJ                  | Junction temperature                                 |               | _                     | 150                  |         |
| T <sub>S</sub>      | Storage temperature                                  |               | -55                   | 150                  | °C      |
| TL                  | Lead temperature (soldering, 10 seconds)             |               | _                     | 300                  |         |

### **Recommended Operating Conditions**

The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The V<sub>S</sub> offset rating is tested with all supplies biased at 15V differential.

| Symbol          | Definition                                 | Min.                | Max.                | Units |
|-----------------|--|---------------------|---------------------|-------|
| V <sub>B</sub>  | High side floating supply absolute voltage | V <sub>S</sub> + 10 | V <sub>S</sub> + 20 |       |
| Vs              | High side floating supply offset voltage   | Note 1              | 600                 |       |
| V <sub>HO</sub> | High side floating output voltage          | Vs                  | V <sub>B</sub>      | V     |
| Vcc             | Logic supply voltage                       | 10                  | 20                  |       |
| V <sub>IN</sub> | Logic input voltage                        | 0                   | V <sub>CC</sub>     |       |
| TA              | Ambient temperature                        | -40                 | 125                 | °C    |

Note 1: Logic operational for  $V_S$  of -5 to +600V. Logic state held for  $V_S$  of -5V to -V<sub>BS</sub>. (Please refer to the Design Tip DT97-3 for more details).

2 www.irf.com

# IR2117(S)/IR2118(S) & (PbF)

### **Dynamic Electrical Characteristics**

 $V_{BIAS}$  (V<sub>CC</sub>, V<sub>BS</sub>) = 15V, C<sub>L</sub> = 1000 pF and T<sub>A</sub> = 25°C unless otherwise specified. The dynamic electrical characteristics are measured using the test circuit shown in Figure 3.

| Symbol           | Definition                 | Min. | Тур. | Max. | Units | Test Conditions       |
|------------------|----------------------------|------|------|------|-------|-----------------------|
| t <sub>on</sub>  | Turn-on propagation delay  | _    | 125  | 200  |       | V <sub>S</sub> = 0V   |
| t <sub>off</sub> | Turn-off propagation delay | _    | 105  | 180  | ns    | V <sub>S</sub> = 600V |
| t <sub>r</sub>   | Turn-on rise time          | _    | 80   | 130  |       |                       |
| t <sub>f</sub>   | Turn-off fall time         | _    | 40   | 65   |       |                       |

#### **Static Electrical Characteristics**

 $V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ) = 15V and  $T_A$  = 25°C unless otherwise specified. The  $V_{IN}$ ,  $V_{TH}$  and  $I_{IN}$  parameters are referenced to COM. The  $V_O$  and  $I_O$  parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

| Symbol              | Definition   |                        | Min. | Тур. | Max. | Units | Test Conditions                         |
|---------------------|--|------------------------|------|------|------|-------|---|
| V <sub>IH</sub>     | input voltage - logic "1" (IR21                              | 17) logic "0" (IR2118) | 9.5  | _    | _    | V     |   |
| V <sub>IL</sub>     | Input voltage - logic "0" (IR21                              | 17) logic "1" (IR2118) | _    | _    | 6.0  | V     |   |
| V <sub>OH</sub>     | High level output voltage, VBI                               | AS - VO                | _    | _    | 100  | mV    | I <sub>O</sub> = 0A                     |
| V <sub>OL</sub>     | Low level output voltage, $V_{\mbox{\scriptsize O}}$         |                        | _    | _    | 100  | 111 V | I <sub>O</sub> = 0A                     |
| I <sub>LK</sub>     | Offset supply leakage curren                                 | t                      | _    | _    | 50   |       | $V_{B} = V_{S} = 600V$                  |
| I <sub>QBS</sub>    | Quiescent V <sub>BS</sub> supply curren                      | t                      | _    | 50   | 240  |       | $V_{IN} = 0V \text{ or } V_{CC}$        |
| IQCC                | Quiescent V <sub>CC</sub> Supply Curre                       | nt                     | _    | 70   | 340  |       | V <sub>IN</sub> = 0V or V <sub>CC</sub> |
| I <sub>IN+</sub>    | Logic "1" input bias current                                 | (IR2117)               |      | 20   | 40   | μΑ    | V <sub>IN</sub> = V <sub>CC</sub>       |
|                     |  | (IR2118)               |      | 20   | 40   |       | V <sub>IN</sub> = 0V                    |
| I <sub>IN-</sub>    | Logic "0" input bias current                                 | (IR2117)               |      |      | 1.0  |       | V <sub>IN</sub> = 0V                    |
|                     | •  | (IR2118)               | _    | _    | 1.0  |       | V <sub>IN</sub> = V <sub>CC</sub>       |
| V <sub>BSUV+</sub>  | V <sub>BS</sub> supply undervoltage positive going threshold |                        | 7.6  | 8.6  | 9.6  |       |   |
| V <sub>BSUV</sub> - | V <sub>BS</sub> supply undervoltage negative going threshold |                        | 7.2  | 8.2  | 9.2  | V     |   |
| V <sub>CCUV+</sub>  | V <sub>CC</sub> supply undervoltage pos                      | sitive going threshold | 7.6  | 8.6  | 9.6  | ·     |   |
| V <sub>CCUV</sub> - | V <sub>CC</sub> supply undervoltage negative going threshold |                        | 7.2  | 8.2  | 9.2  |       |   |
| I <sub>O+</sub>     | Output high short circuit pulsed current                     |                        | 200  | 250  | _    |       | V <sub>O</sub> = 0V                     |
|                     |  |                        |      |      |      |       | V <sub>IN</sub> = Logic "1"             |
|                     |  |                        |      |      |      | A     | PW ≤ 10 µs                              |
| I <sub>O-</sub>     | Output low short circuit pulsed current                      |                        | 420  | 500  | _    | mA    | V <sub>O</sub> = 15V                    |
|                     |  |                        |      |      |      |       | V <sub>IN</sub> = Logic "0"             |
|                     |  |                        |      |      |      |       | PW ≤ 10 µs                              |

www.irf.com 3