

HIGH-SPEED 32/16K x 18 SYNCHRONOUS PIPELINED DUAL-PORT STATIC RAM


IDT709379/69L

Features

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed clock to data access
 - Commercial: 6.5/7.5/9/12ns (max.)
 - Insustrial: 9ns (max.)
- Low-power operation
 - IDT709379/69L Active: 1.2W (typ.) Standby: 2.5mW (typ.)
- ◆ Flow-Through or Pipelined output mode on either Port via the FT/PIPE pins
- Counter enable and reset features
- Dual chip enables allow for depth expansion without additional logic

- Full synchronous operation on both ports
 - 4ns setup to clock and 0ns hold on all control, data, and address inputs
 - Data input, address, and control registers
 - Fast 6.5ns clock to data out in the Pipelined output mode
 - Self-timed write allows fast cycle time
 - 10ns cycle time, 100MHz operation in Pipelined output mode
- Separate upper-byte and lower-byte controls for multiplexed bus and bus matching compatibility
- * TTL- compatible, single 5V (±10%) power supply
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Available in a 100-pin Thin Quad Flatpack (TQFP) package
- Green parts available, see ordering information

Functional Block Diagram



NOTE:


1. A₁₄x is a NC for IDT709369.

Description

The IDT709379/69 is a high-speed 32/16K x 18 bit synchronous Dual-Port RAM. The memory array utilizes Dual-Port memory cells to allow simultaneous access of any address from both ports. Registers on control, data, and address inputs provide minimal setup and hold times. The timing latitude provided by this approach allows systems to be designed with very short cycle times.

With an input data register, the IDT709379/69 has been optimized for applications having unidirectional or bidirectional data flow in bursts. An automatic power down feature, controlled by $\overline{\text{CE}}\text{o}$ and CE1, permits the on-chip circuitry of each port to enter a very low standby power mode. Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 1.2W of power.

Pin Configurations (1,2,3)



- 1. A14x is a NC for IDT709369.
- 2. All Vcc pins must be connected to power supply
- 3. All GND pins must be connected to ground.
- 4. Package body is approximately 14mm x 14mm x 1.4mm
- 5. This package code is used to reference the package diagram.
- 6. This text does not indicate orientation of the actual part-marking.

Pin Names

Left Port	Right Port	Names		
CEOL, CE1L	CEOR, CE1R	Chip Enables ⁽³⁾		
R/\overline{W}_L	R/W̄R	Read/Write Enable		
ŌĒL	OE R	Output Enable		
A0L - A14L ⁽¹⁾	A0R - A14R ⁽¹⁾	Address		
I/O0L - I/O17L	I/O0R - I/O17R	Data Input/Output		
CLKL	CLKR	Clock		
ŪB∟	Ū B R	Upper Byte Select ⁽²⁾		
<u>∏</u> B∟	<u>∏</u> R	Lower Byte Selectt ⁽²⁾		
ADSL	ADS R	Address Strobe		
CNTENL	CNTENR	Counter Enable		
CNTRSTL	<u>CNTRST</u> _R	Counter Reset		
FT/PIPEL	FT/PIPER	Flow-Through/Pipeline		
V	СС	Power		
G	ND	Ground		

NOTES:

- 1. A14x is a NC for IDT709369.
- LB and UB are single buffered regardless of state of FT/PIPE.
 CEo and CE1 are single buffered when FT/PIPE = VIL, $\overline{\text{CE}}\text{o}$ and CE1 are double buffered when $\overline{\text{FT}}/\text{PIPE} = V_{\text{IH}}$, i.e. the signals take two cycles to deselect.

4845 tbl 01

Truth Table I—Read/Write and Enable Control^(1,2,3)

ŌĒ	CLK	Œ	CE1	ŪB	ĪΒ	R/W	Upper Byte I/O9-17	Lower Byte I/O ₀₋₈	Mode
Х	1	Н	Х	Х	Х	Х	High-Z	High-Z	Deselected—Power Down
Х	1	Х	L	Χ	Х	Χ	High-Z	High-Z	Deselected—Power Down
Х	1	L	Н	Н	Н	Χ	High-Z	High-Z	Both Bytes Deselected
Х	1	L	Н	L	Н	L	DATAIN	High-Z	Write to Upper Byte Only
Х	1	L	Н	Н	L	L	High-Z	DATAIN	Write to Lower Byte Only
Х	1	L	Н	L	L	L	DATAIN	DATAIN	Write to Both Bytes
L	1	L	Н	L	Н	Н	DATAout	High-Z	Read Upper Byte Only
L	1	L	Н	Н	L	Н	High-Z	DATAоит	Read Lower Byte Only
L	1	L	Н	L	L	Н	DATAout	DATAout	Read Both Bytes
Н	Χ	L	Н	L	L	Х	High-Z	High-Z	Outputs Disabled

NOTES:

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care. 2. ADS, CNTEN, CNTRST = X.
- 3. $\overline{\text{OE}}$ is an asynchronous input signal.

Truth Table II—Address Counter Control (1,2,6)

External Address	Previous Internal Address	Internal Address Used	CLK	ĀDS	CNTEN	CNTRST	I/O ⁽³⁾	MODE
An	Х	An	1	L ⁽⁴⁾	Χ	Н	Di/o (n)	External Address Used
Х	An	An + 1	1	Н	L ⁽⁵⁾	Н	Di/o(n+1)	Counter Enabled—Internal Address generation
Х	An + 1	An + 1	1	Н	Н	Н	Di/o(n+1)	External Address Blocked—Counter disabled (An + 1 reused)
Х	Х	A 0	1	Х	Х	L ⁽⁴⁾	Dvo(0)	Counter Reset to Address 0

NOTES:

4845 tbl 03

- 1. "H" = VIH, "L" = VIL, "X" = Don't Care.
- 2. \overline{CE}_0 , \overline{LB} , \overline{UB} , and $\overline{OE} = V_{1L}$; CE_1 and $R/\overline{W} = V_{1H}$.
- 3. Outputs configured in Flow-Through Output mode: if outputs are in Pipelined mode the data out will be delayed by one cycle.
- 4. \overline{ADS} is independent of all other signals including \overline{CE}_0 , \overline{CE}_1 , \overline{UB} and \overline{LB} .
- 5. The address counter advances if ONTEN = VIL on the rising edge of CLK, regardless of all other signals including OEO, CEI, UB and LB.
- 6. While an external address is being loaded (ADS = VIL), $RI\overline{W} = VIH$ is recommended to ensure data is not written arbitrarily.

Recommended Operating Temperature and Supply Voltage

Grade	Ambient Temperature ⁽²⁾	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C		5.0V <u>+</u> 10%

NOTES:

4845 tbl 04

4845 tbl 06

1. This is the parameter Ta. This is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.2	_	6.0 ⁽¹⁾	V
VIL	Input Low Voltage	-0.5 ⁽²⁾		0.8	V

4845 tbl 0

NOTES:

- 1. VTERM must not exceed Vcc + 10%.
- 2. $VIL \ge -1.5V$ for pulse width less than 10ns.

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit			
VTERM ⁽²⁾	Terminal Voltage with Respect to GND					
TBIAS	Temperature Under Bias	-55 to +125	۰C			
Tstg	Storage Temperature	-65 to +150	°C			
NLT	Junction Temperature	+150	۰C			
ЮИТ	DC Output Current	50	mA			

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq Vcc + 10%.
- 3. Ambient Temperature Under Bias. No AC Conditions. Chip Deselected.

Capacitance⁽¹⁾

 $(TA = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит ⁽³⁾	Output Capacitance	Vout = 3dV	10	pF

NOTES:

- These parameters are determined by device characterization, but are not production tested.
- 3dV references the interpolated capacitance when the input and output switch from 0V to 3V or from 3V to 0V.
- 3. Cout also references Ci/o.

DC Electrical Characteristics Over the Operating

Temperature Supply Voltage Range (Vcc = 5.0V ± 10%)

		9	70937		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Iu	Input Leakage Current ⁽¹⁾	Vcc = 5.5V, $Vin = 0V$ to Vcc	1	5	μA
ILO	Output Leakage Current	\overline{CE} 0 = VIH or CE1 = VIL, VOUT = 0V to VCC	1	5	μA
Vol	Output Low Voltage	IoL = +4mA	_	0.4	V
Vон	Output High Voltage	Iон = -4mA	2.4	_	V

4845 tbl 08

1. At Vcc ≤ 2.0V input leakages are undefined.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽³⁾ ($Vcc = 5V \pm 10\%$)

		d Supply Volt			70937	9/69L6 Only	709379 Com'l	9/69L7	709379 Coi & I	m'l	709379 Com'l		
Symbol	Parameter	Test Condition	Versio	on	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Typ. ⁽⁴⁾	Max.	Unit
Icc	Dynamic Operating Current	CEL and CER= VIL Outputs Disabled	COM'L	L	270	525	250	440	250	400	230	355	mA
	(Both Ports Active)	$f = fMAX^{(1)}$	IND	L		_	_	_	300	430		_	
ISB1	Standby Current (Both Ports - TTL	$\overline{CE}L = \overline{CE}R = VIH$ $f = fMAX^{(1)}$	COM'L	L	80	175	65	145	80	135	70	110	mA
	Level Inputs)		IND	L		_	_	_	95	160			
ISB2	Standby Current	CE*A* = VIL and CE*B* = VIH ⁽³⁾ Active Port Outputs Disabled, f=fMAX ⁽¹⁾	COM'L	L	180	360	160	295	175	275	150	240	mA
	Level Inputs) Act		IND	L	_	1		1	175	295	1		
ISB3	Full Standby Current	Both Ports CER and	COM'L	L	0.2	5	0.2	5.0	0.5	3.0	0.5	3.0	mA
(Both Ports - CMOS Level Inputs)	$\overline{\text{CEL}}$ ≥ Vcc - 0.2V Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, f = 0 ⁽²⁾	IND	L		Ī	Ī	I	0.5	6.0	I			
ISB4	Full Standby Current (One Port -	<u>CE</u> "A" ≤ 0.2V and	COM'L	L	170	340	150	290	170	270	140	225	mA
	CMOS Level Inputs)	$ \begin{array}{ll} \overline{\text{CE}}\text{`B''} \geq \text{Vcc} - 0.2\text{V}^{(5)} \\ \text{Vin} \geq \text{Vcc} - 0.2\text{V or} \\ \text{Vin} \leq 0.2\text{V}, \text{ Active Port} \\ \text{Outputs Disabled, } f = \text{fmax}^{(1)} \\ \end{array} $	IND	L	_	_	_	_	190	290	_	_	

- 1. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency clock cycle of 1/tcvc, using "AC TEST CONDITIONS" at input levels of GND to 3V.
- 2. f = 0 means no address, clock, or control lines change. Applies only to input at CMOS level standby.
- 3. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 4. Vcc = 5V, TA = 25°C for Typ, and are not production tested. Icc cc(f=0) = 150mA (Typ).
- 5. $CEx = VIL means \overline{CE}_{0x} = VIL and CE_{1x} = VIH$
 - $CEx = VIH means \overline{CE}_0x = VIH or CE_1x = VIL$
 - $CEx \le 0.2V$ means $\overline{CE}_{0x} \le 0.2V$ and $CE_{1x} \ge Vcc 0.2V$
 - CEx \geq Vcc 0.2V means $\overline{\text{CE}}_{0x} \geq$ Vcc 0.2V or CE1x \leq 0.2V
 - "X" represents "L" for left port or "R" for right port.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
'	0
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1,2 and 3

4845 tbl 10




Figure 1. AC Output Test load.

Figure 2. Output Test Load (For tcklz, tckHz, tolz, and toHz). *Including scope and jig.




Figure 3. Typical Output Derating (Lumped Capacitive Load).

AC Electrical Characteristics Over the Operating Temperature Range (Read and Write Cycle Timing) $^{(3)}$ (Vcc = 5V ± 10%)

(110010	and Write Cycle Timing)(3)	70937	79/69L6 'I Only	70937	9/69L7 I Only	709379/69L9 Com'l & Ind			9/69L12 I Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tcyc1	Clock Cycle Time (Flow-Through) ⁽²⁾	19	_	22	_	25	_	30	_	ns
tcyc2	Clock Cycle Time (Pipelined) ⁽²⁾	10	_	12	_	15	_	20	_	ns
tcH1	Clock High Time (Flow-Through) ⁽²⁾	6.5		7.5		12	_	12	_	ns
tcl1	Clock Low Time (Flow-Through) ⁽²⁾	6.5	_	7.5	_	12	_	12	_	ns
tcH2	Clock High Time (Pipelined) ⁽²⁾	4		5	-	6	_	8	_	ns
tCL2	Clock Low Time (Pipelined) ⁽²⁾	4	_	5	_	6	_	8	_	ns
tr	Clock Rise Time	_	3	_	3	_	3	_	3	ns
tr	Clock Fall Time	_	3	_	3	_	3	_	3	ns
tsa	Address Setup Time	3.5	_	4	_	4	_	4	_	ns
tha	Address Hold Time	0	_	0	_	1	_	1	_	ns
tsc	Chip Enable Setup Time	3.5	_	4	_	4	_	4	_	ns
thc	Chip Enable Hold Time	0	_	0	_	1	_	1	_	ns
tsB	Byte Enable Setup Time	3.5	_	4	_	4	_	4	_	ns
tнв	Byte Enable Hold Time	0	_	0		1	_	1	_	ns
tsw	R/W Setup Time	3.5	_	4	_	4	_	4	_	ns
thw	R/W Hold Time	0	_	0	_	1	_	1	_	ns
tsp	Input Data Setup Time	3.5	_	4	_	4	_	4	_	ns
tho	Input Data Hold Time	0	_	0	_	1	_	1	_	ns
tsad	ADS Setup Time	3.5	_	4	_	4	_	4	_	ns
thad	ADS Hold Time	0	_	0	_	1	_	1	_	ns
tscn	CNTEN Setup Time	3.5	_	4		4	_	4	_	ns
then	CNTEN Hold Time	0		0		1	_	1		ns
tsrst	CNTRST Setup Time	3.5		4		4		4		ns
thrst	CNTRST Hold Time	0		0		1		1		ns
toe	Output Enable to Data Valid	_	6.5		7.5		9		12	ns
tolz	Output Enable to Output Low-Z ⁽¹⁾	2		2		2		2		ns
tонz	Output Enable to Output High-Z ⁽¹⁾	1	7	1	7	1	7	1	7	ns
tcd1	Clock to Data Valid (Flow-Through) ⁽²⁾	_	15	_	18	-	20	_	25	ns
tCD2	Clock to Data Valid (Pipelined) ⁽²⁾	_	6.5	_	7.5	-	9	_	12	ns
toc	Data Output Hold After Clock High	2	_	2		2	_	2		ns
tckhz	Clock High to Output High-Z ⁽¹⁾	2	9	2	9	2	9	2	9	ns
tcklz	Clock High to Output Low-Z ⁽¹⁾	2	_	2	_	2	_	2	_	ns
Port-to-Port D	elay		•			•	•			
tcwdd	Write Port Clock High to Read Data Delay	_	24	_	28	-	35	_	40	ns
tccs	Clock-to-Clock Setup Time	_	9		10		15		15	ns


NOTES:

^{1.} Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characterization, but is not production tested.


^{2.} The Pipelined output parameters (tcyc2, tcp2) to either the Left or Right ports when FT/PIPE = VIH. Flow-Through parameters (tcyc1, tcp1) apply when FT/PIPE = VIL for that port.

^{3.} All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE), FT/PIPER and FT/PIPEL.

Timing Waveform of Read Cycle for Flow-Through Output (**FT**/PIPE"x" = VIL)(3,7)




Timing Waveform of Read Cycle for Pipelined Operation $(\overline{FT}/PIPE"x" = VIH)^{(3,7)}$




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. $\overline{\text{OE}}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
- 3. $\overline{ADS} = VIL \text{ and } \overline{CNTRST} = VIH.$
- 4. The output is disabled (High-Impedance state) by $\overline{\text{CE}}_0$ = Vін, $\overline{\text{CE}}_1$ = Vін, $\overline{\text{UB}}_2$ = Vін, or $\overline{\text{LB}}_3$ = Vін following the next rising edge of the clock. Refer to Truth Table 1.
- Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers
 are for reference use only.
- 6. If $\overline{\sf UB}$ or $\overline{\sf LB}$ was HIGH, then the Upper Byte and/or Lower Byte of DATAout for Qn + 2 would be disabled (High-Impedance state).
- 7. "X" here denotes Left or Right port. The diagram is with respect to that port.

Timing Waveform of a Bank Select Pipelined Read (1,2)




Timing Waveform of Write with Port-to-Port Flow-Through Read^(4,5,7)




- 1. B1 Represents Bank #1; B2 Represents Bank #2. Each Bank consists of one IDT709379/69 for this waveform, and are setup for depth expansion in this example. ADDRESS(B1) = ADDRESS(B2) in this situation.
- 2. \overline{UB} , \overline{LB} , \overline{OE} , and \overline{ADS} = VIL; CE1(B1), CE1(B2), R/W and \overline{CNTRST} = VIH.
- 3. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 4. $\overline{\text{CE}}_0$, $\overline{\text{UB}}$, $\overline{\text{LB}}$, and $\overline{\text{ADS}} = \text{Vil.}$; CE1 and $\overline{\text{CNTRST}} = \overline{\text{Vil.}}$
- 5. \overline{OE} = V_{IL} for the Right Port, which is being read from. \overline{OE} = V_{IH} for the Left Port, which is being written to.
- If tccs ≤ maximum specified, then data from right port READ is not valid until the maximum specified for tcwbb.
 If tccs > maximum specified, then data from right port READ is not valid until tccs + tcb1. tcwbb does not apply in this case.
- 7. All timing is the same for both Left and Right ports. Port "A" may be either Left or Right port. Port "B" is the opposite from Port "A".

Timing Waveform of Pipelined Read-to-Write-to-Read (**OE** = VIL)(3)




Timing Waveforn of Pipelined Read-to-Write-to-Read (**OE** Controlled)(3)




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 3. \overline{CE}_0 , \overline{UB} , \overline{LB} , and $\overline{ADS} = V_{IL}$; CE_1 and $\overline{CNTRST} = V_{IH}$. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since $\overline{ADS} = VIL$ constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** = VIL)(3)




Timing Waveform of Flow-Through Read-to-Write-to-Read (**OE** Controlled)⁽³⁾




- 1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2).
- 2. Output state (High, Low, or High-impedance is determined by the previous cycle control signals.
- 3. \overline{CE}_0 , \overline{UB} , \overline{LB} , and \overline{ADS} = V_{IL}; CE₁ and \overline{CNTRST} = V_{IH}. "NOP" is "No Operation".
- 4. Addresses do not have to be accessed sequentially since \overline{ADS} = Vil constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. "NOP" is "No Operation." Data in memory at the selected address may be corrupted and should be re-written to guarantee data integrity.

Timing Waveform of Pipelined Read with Address Counter Advance⁽¹⁾




Timing Waveform of Flow-Through Read with Address Counter Advance⁽¹⁾




- 1. \overline{CE}_0 , \overline{OE} , \overline{UB} , and \overline{LB} = VIL; CE1, R/ \overline{W} , and \overline{CNTRST} = VIH.
- 2. If there is no address change via $\overline{ADS} = VIL$ (loading a new address) or $\overline{CNTEN} = VIL$ (advancing the address), i.e. $\overline{ADS} = VIH$ and $\overline{CNTEN} = VIH$, then the data output remains constant for subsequent clocks.

Timing Waveform of Write with Address Counter Advance (Flow-Through or Pipelined Outputs)⁽¹⁾



Timing Waveform of Counter Reset (Pipelined Outputs)(2)



- 1. $\overline{CE_0}$, \overline{UB} , \overline{LB} , and $R/\overline{W} = V_{IL}$; CE_1 and $\overline{CNTRST} = V_{IH}$.
- 2. \overline{CE}_0 , \overline{UB} , \overline{LB} = VIL; CE_1 = VIH.
- 3. The "Internal Address" is equal to the "External Address" when ADS = VIL and equals the counter output when ADS = VIH.
- 4. Addresses do not have to be accessed sequentially since ADS = VIL constantly loads the address on the rising edge of the CLK; numbers are for reference use only.
- 5. Output state (High, Low, or High-impedance) is determined by the previous cycle control signals.
- 6. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset cycle.
- 7. CNTEN = VIL advances Internal Address from 'An' to 'An +1'. The transition shown indicates the time required for the counter to advance. The 'An +1' Address is written to during this cycle.

A Functional Description

The IDT709379/69 provides a true synchronous Dual-Port Static RAM interface. Registered inputs provide minimal set-up and hold times on address, data, and all critical control inputs. All internal registers are clocked on the rising edge of the clock signal, however, the self-timed internal write pulse is independent of the LOW to HIGH transition of the clock signal.


An asynchronous output enable is provided to ease asynchronous bus interfacing. Counter enable inputs are also provided to stall the operation of the address counters for fast interleaved memory applications.

 $\overline{\text{CE}}_0 = \text{VIH}$ or CE1 = VIL for one clock cycle will power down the internal circuitry to reduce static power consumption. Multiple chip enables allow easier banking of multiple IDT709379/69's for depth expansion configurations. When the Pipelined output mode is enabled, two cycles are required with $\overline{\text{CE}}_0 = \text{VIL}$ and CE1 = VIH to reactivate the outputs.

Depth and Width Expansion

The IDT709379/69 features dual chip enables (refer to Truth Table I) in order to facilitate rapid and simple depth expansion with no requirements for external logic. Figure 4 illustrates how to control the various chip enables in order to expand two devices in depth.


The IDT709379/69 can also be used in applications requiring expanded width, as indicated in Figure 4. Since the banks are allocated at the discretion of the user, the external controller can be set up to drive the input signals for the various devices as required to allow for 36-bit or wider applications.



NOTE:

1. A₁₄ is for IDT709369.

Ordering Information



NOTE:

- 1. Industrial temperature range is available. For other speeds, packages and powers contact your sales office
- 2. Green parts available. For specific speeds, packages and powers contact your sales office.

IDT Clock Solution for IDT709379/69 Dual-Port

	BT GIGGIC GGIGCOTTGT IBT 7 G 7 G 7 7 TG 7 B GGI T GT C										
IDT Dual-Port Part Number	Dual-Port I/O	Specitications		Clock Specif	IDT	IDT					
	Voltage	I/O	Input Capacitance	Input Duty Cycle Requirement	Maximum Frequency	Jitter Tolerance	PLL Clock Device	Non-PLL Clock Device			
709379/69	5	TTL	9pF	40%	100	150ps	FCT88915TT	49FCT805T 49FCT806T 74FCT807T			

Datasheet Document History

9/30/99:		Initial Public Release
11/10/99:		Replaced IDT log
12/22/99:	Page 1	Added nmissing diamond

1/12/01: Page 4 Changed information in Truth Table II Increased storage temperature parameter

Clarified Taparameter

Page 5 DC Electrical parameters—changed wording from "open" to "disabled"

Changed ±200mV to 0mV in notes

Removed Preliminary status

04/26/04: Consolidated multiple devices into one datasheet

Removed I-temp footnote

Page 2 Added date revision to pin configuration

Page 4 Added Junction Temperature to Absolute Maximum Ratings Table

Added Ambient Temperature footnote

Page 5 Added I-temp numbers for 9ns speed to the DC Electrical Characteristics Table

Added 6ns speed DC timing numbers to the DC Electrical Characteristics Table

Page 7 Added I-temp for 9ns speed to AC Electrical Characteristics Table

Added 6ns speed AC timing numbers to the AC Electrical Characteristics Table

Page 15 Added 6ns speed grade and 9ns I-temp to ordering information

Added IDT Clock Solution Table

Page 1 & 16 Replaced old тм logo with new тм logo
01/29/09: Page 15 Removed "IDT" from orderable part number
07/26/10: Page 1 Added green parts availability to features
Page 15 Added green indicator to ordering information

Page 7 In order to correct the header notes of the AC Elect Chars Table and align them with the Industrial temp range

values located in the table, the commercial TA header note has been removed

Pages 8-11 In order to correct the footnotes of timing diagrams, CNTEN has been removed to reconcile the footnotes with

the **CNTEN** logic definition found in Truth Table II - Address Counter Control

