

### HIGH-SPEED 3.3V 64K x 9 DUAL-PORT STATIC RAM

IDT70V18L


#### LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018

#### **Features**

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- High-speed access
  - Commercial: 15/20ns (max.)
  - Industrial: 20ns (max.)
- Low-power operation
  - IDT70V18L
    - Active: 440mW (typ.)
    - Standby: 660µW (typ.)
- Dual chip enables allow for depth expansion without external logic
- Busy and Interrupt Flags
- On-chip port arbitration logic

- IDT70V18 easily expands data bus width to 18 bits or more using the Master/Slave select when cascading more than one device
- ◆ M/S = VIH for BUSY output flag on Master, M/S = VIL for BUSY input on Slave
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- ◆ LVTTL-compatible, single 3.3V (±0.3V) power supply
- Available in a 100-pin TQFP
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

### Functional Block Diagram



#### NOTES:

- 1. BUSY is an input as a Slave (M/S=VIL) and an output when it is a Master (M/S=VIH).
- BUSY and INT are non-tri-state totem-pole outputs (push-pull).

DECEMBER 2017

### Description

The IDT70V18 is a high-speed 64K x 9 Dual-Port Static RAM. The IDT70V18 is designed to be used as a stand-alone 576K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 18-bit-or-more word system. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 18-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access

for reads or writes to any location in memory. An automatic power down feature controlled by the chip enables (either  $\overline{\text{CE}}$ 0 or CE1) permit the onchip circuitry of each port to enter a very low standby power mode.

Fabricated using CMOS high-performance technology, these devices typically operate on only 440mW of power.

The IDT70V18 is packaged in a 100-pin Thin Quad Flatpack (TQFP).

### Pin Configurations<sup>(1,2,3)</sup>



#### NOTES

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground.
- 3. Package body is approximately 14mm x 14mm x 1.4mm.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

### Pin Names

Left Port	Right Port	Names	
CEOL, CE1L	Œ0R, CE1R	Chip Enables	
$R/\overline{W}_L$	R/W̄R Read/Write Enable		
ŌĒL	<del>OE</del> r	Output Enable	
A0L - A15L	AOR - A15R	Address	
I/O0L - I/O8L	I/Oor - I/O8R	Data Input/Output	
SEML	<del>SEM</del> R	Semaphore Enable	
ĪNTL	ĪNT <sub>R</sub>	Interrupt Flag	
BUSYL	BUSYR	Busy Flag	
N	1/ <del>S</del>	Master or Slave Select	
V	cc	Power	
G	ND	Ground	

4854 tbl 01

4854 tbl 02

Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	٧
TBIAS <sup>(3)</sup>	Temperature Under Bias	-55 to +125	۰C
Tstg	Storage Temperature	-65 to +150	۰C
TJN	Junction Temperature	emperature +150	
ЮИТ	DC Output Current	50	mA

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may
  cause permanent damage to the device. This is a stress rating only and functional
  operation of the device at these or any other conditions above those indicated in
  the operational sections of this specification is not implied. Exposure to absolute
  maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to  $\leq$  20mA for the period of VTERM  $\geq$  Vcc + 0.3V.
- 3. Ambient Temperature Under Bias. No AC Conditions. Chip Deselected.

Maximum Operating Temperature and Supply Voltage

Grade	Ambient Temperature <sup>(1)</sup>	GND	Vcc
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3V
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3V

#### NOTES:

1. This is the parameter Ta. This is the "instant on" case temperature.

## Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.0	_	Vcc+0.3 <sup>(2)</sup>	V
VIL	Input Low Voltage	-0.3 <sup>(1)</sup>	_	0.8	V

#### NOTES:

- 1.  $V_{IL} \ge -1.5V$  for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 0.3V.

## Capacitance<sup>(1)</sup> (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	9	pF
Cour <sup>(2)</sup>	Output Capacitance	Vout = 0V	10	pF

#### NOTES:

- This parameter is determined by device characterization but is not production tested.
- 2. Cout also references Ci/o.

4854 tbl 05

4854 tbl 04

### Truth Table I - Chip Enable (1,2)

CE	<u>C</u> E₀	CE1	Mode
	VIL	V⊪	Port Selected (TTL Active)
L	<u>&lt;</u> 0.2V	≥Vcc -0.2V	Port Selected (CMOS Active)
	V⊩	Х	Port Deselected (TTL Inactive)
Н	X	VIL	Port Deselected (TTL Inactive)
	≥Vcc -0.2V	X <sup>(3)</sup>	Port Deselected (CMOS Inactive)
	X <sup>(3)</sup>	<u>&lt;</u> 0.2V	Port Deselected (CMOS Inactive)

NOTES: 4854 tbl 06

- 1. Chip Enable references are shown above with the actual  $\overline{\text{CE}}_0$  and CE<sub>1</sub> levels;  $\overline{\text{CE}}$  is a reference only.
- 2. 'H' = VIHand 'L' = VIL.
- 3. CMOS standby requires 'X' to be either  $\leq 0.2V$  or  $\geq Vcc-0.2V$ .

#### Truth Table II - Non-Contention Read/Write Control

	Inputs <sup>(1)</sup>			Outputs		
CE(2)	R/W	Œ	SEM	I/O <sub>0-8</sub>	Mode	
Н	Х	Х	Н	High-Z	Deselected: Power-Down	
L	L	Х	Н	DATAIN	Write to Memory	
L	Н	L	Н	DATAout	Read Memory	
Х	Х	Н	Х	High-Z	Outputs Disabled	

NOTES:

4854 tbl 07

- 1.  $A0L A15L \neq A0R A15R$
- 2. Refer to Chip Enable Truth Table.

### Truth Table III - Semaphore Read/Write Control(1)

Inputs Outp		Outputs				
CE(2)	R/W	ŌĒ	SEM	I/O <sub>0-8</sub>	Mode	
Н	Н	Г	L	DATAout	Read Semaphore Flag Data Out	
Н	1	Χ	L	DATAIN	Write I/Oo into Semaphore Flag	
L	Х	Χ	L		Not Allowed	

NOTES: 4854 tbl 08

- 1. There are eight semaphore flags written to I/Oo and read from all the I/Os (I/Oo-I/Oa). These eight semaphore flags are addressed by Ao-A2.
- 2. Refer to Chip Enable Truth Table.

## DC Electrical Characteristics Over the Operating

Temperature and Supply Voltage Range (Vcc = 3.3V ± 0.3V)

			70V18L		
Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current <sup>(1)</sup>	Vcc = 3.6V, $Vin = 0V$ to $Vcc$	_	5	μΑ
ILO	Output Leakage Current	$\overline{C}\overline{E}^{(2)} = V_{IH}$ , $V_{OUT} = 0V$ to $V_{CC}$	-	5	μΑ
Vol	Output Low Voltage	lol = +4mA	-	0.4	V
Voh	Output High Voltage	IOH = -4mA	2.4	_	V

#### NOTES:

4854 tbl 09

- 1. At Vcc ≤ 2.0V, input leakages are undefined.
- $2. \quad Refer to Truth Table I-Chip Enable.$

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range $^{(5)}$ (Vcc = 3.3V $\pm$ 0.3V)

				70V18L15 7 Com'l Only		70V18L20 Com'l & Ind		
Symbol	Parameter	Test Condition	Version	Typ. <sup>(1)</sup>	Max.	Typ. <sup>(1)</sup>	Max.	Unit
lcc	Dynamic Operating Current	<u>CE</u> = V <sub>I</sub> L, Outputs Disabled <u>SEM</u> = V <sub>I</sub> H	COM'L L	145	235	135	205	mA
	(Both Ports Active)	$f = f_{MAX}^{(2)}$	IND L		-	135	220	
ISB1	Standby Current (Both Ports - TTL Level	<u>CEL</u> = <u>CER</u> = VIH SEMR = <u>SEM</u> L = VIH	COM'L L	40	70	35	55	mA
	Inputs)	$f = f_{MAX}^{(2)}$	IND L		-	35	65	
ISB2	Standby Current (One Port - TTL Level	CE"A" = VIL and CE"B" = VIH(4)	COM'L L	100	155	90	140	mA
	Inputs)	Active Port Outputs Disabled, f=fmax <sup>(2)</sup> , SEMR = SEML = VIH	IND L			90	150	
ISB3	Full Standby Current (Both Ports - All CMOS	Both Ports $\overline{CE}L$ and $\overline{CE}R \ge VCC - 0.2V$ , $VIN \ge VCC - 0.2V$ or $VIN \le 0.2V$ , $f = 0^{(3)}$	COM'L L	0.2	3.0	0.2	3.0	mA
	Level Inputs)	$\frac{VIN \ge VCC - 0.2V}{SEMR} = \frac{0.2V}{SEML} = \frac{0.2V}{VCC} - 0.2V$	IND L			0.2	3.0	
ISB4	Full Standby Current (One Port - All CMOS	$\overline{\underline{CE}}$ 'A" $\leq 0.2V$ and $\overline{CE}$ 'B" $\geq V$ CC - $0.2V^{(4)}$ , SEMR = $\overline{SEML} \geq V$ CC - $0.2V$ ,	COM'L L	95	150	90	135	mA
	Level Inputs)	Vin $\geq$ Vcc - 0.2V or Vin $\leq$ 0.2V, Active Port Outputs Disabled, $f = fmax^{(2)}$	IND L			90	145	

#### NOTES

- 1. Vcc = 3.3V, Ta = +25°C, and are not production tested. Iccpc = 90mA (Typ.)
- 2. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trc, and using "AC Test Conditions" of input levels of GND to 3V
- 3. f = 0 means no address or control lines change.
- 4. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 5. Refer to Truth Table I Chip Enable.

### AC Test Conditions

-	AC 1631 CONDITIONS	
	Input Pulse Levels	GND to 3.0V
	Input Rise/Fall Times	3ns Max.
	Input Timing Reference Levels	1.5V
	Output Reference Levels	1.5V
	Output Load	Figures 1 and 2
		4854 tbl 11






Figure 1. AC Output Load

Figure 2. Output Test Load (for tLz, tHz, twz, tow) \* Including scope and jig.

### Waveform of Read Cycles<sup>(5)</sup>



### Timing of Power-Up Power-Down



#### NOTES:

- 1. Timing depends on which signal is asserted last,  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ .
- 2. Timing depends on which signal is de-asserted first  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ .
- 3. tepp delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tage, tage, tage or tbdd.
- $\overline{SEM} = VIH.$
- 6. Refer toTruth Table I Chip Enable.

### AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

			70V18L15 70V18L20 Com'l & Ind  Min. Max. Min. Max.		Com'l		
Symbol	Parameter	Min.			Unit		
READ CYCLE							
trc	Read Cycle Time	15		20		ns	
taa	Address Access Time		15		20	ns	
tace	Chip Enable Access Time <sup>(3)</sup>		15	I	20	ns	
taoe	Output Enable Access Time		10		12	ns	
tон	Output Hold from Address Change	3		3		ns	
tLZ	Output Low-Z Time <sup>(1,2)</sup>	3		3		ns	
tHZ	Output High-Z Time <sup>(1,2)</sup>		10		10	ns	
tpu	Chip Enable to Power Up Time <sup>(2)</sup>	0		0		ns	
tPD	Chip Disable to Power Down Time (2)		15		20	ns	
tsop	Semaphore Flag Update Pulse (OE or SEM)	10		10		ns	
tsaa	Semaphore Address Access Time		15		20	ns	

4854 tbl 12


# AC Electrical Characteristics Over the Operating Temperature and Supply Voltage

		70V18L15 Com'l Only		70V18L20 Com'l & Ind		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE						
twc	Write Cycle Time	15	_	20	_	ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	12	_	15	_	ns
taw	Address Valid to End-of-Write	12	_	15	_	ns
tas	Address Set-up Time <sup>(3)</sup>	0	_	0	_	ns
twp	Write Pulse Width	12	_	15	_	ns
twr	Write Recovery Time	0	_	0	-	ns
tow	Data Valid to End-of-Write	10	_	15	_	ns
tHZ	Output High-Z Time <sup>(1,2)</sup>	-	10	_	10	ns
tDH	Data Hold Time <sup>(4)</sup>	0	_	0	_	ns
twz	Write Enable to Output in High-Z <sup>(1,2)</sup>	_	10	_	10	ns
tow	Output Active from End-of-Write <sup>(1,2,4)</sup>	0	_	0	_	ns
tswrd	SEM Flag Write to Read Time	5		5	_	ns
tsps	SEM Flag Contention Window	5		5	_	ns


NOTES

- 1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM,  $\overline{\text{CE}}=\text{Vil.}$  and  $\overline{\text{SEM}}=\text{Vih.}$  To access semaphore,  $\overline{\text{CE}}=\text{Vih}$  and  $\overline{\text{SEM}}=\text{Vil.}$  Either condition must be valid for the entire tew time.
- 4. The specification for toh must be met by the device supplying write data to the RAM under all operating conditions. Although toh and tow values will vary over voltage and temperature, the actual toh will always be smaller than the actual tow.

### Timing Waveform of Write Cycle No. 1, R/W Controlled Timing (1,5,8)




### Timing Waveform of Write Cycle No. 2, **CE** Controlled Timing<sup>(1,5)</sup>



#### NOTES:

- 1.  $R/\overline{W}$  or  $\overline{CE} = VIH$  during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of a  $\overline{CE}$  = VIL and a R/ $\overline{W}$  = VIL for memory array writing cycle.
- 3. twn is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  (or  $\overline{SEM}$  or  $R/\overline{W}$ ) going HIGH to the end of write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the CE or SEM = VIL transition occurs simultaneously with or after the R/W = VIL transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal is asserted last,  $\overline{\text{CE}}$  or  $R/\overline{W}$ .
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If  $\overrightarrow{OE} = VIL$  during  $\overrightarrow{R/W}$  controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overrightarrow{OE} = VIH$  during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.
- 9. To access RAM,  $\overline{\text{CE}} = \text{VIL}$  and  $\overline{\text{SEM}} = \text{VIH}$ . To access semaphore,  $\overline{\text{CE}} = \text{VIH}$  and  $\overline{\text{SEM}} = \text{VIL}$ . tew must be met for either condition.
- 10. Refer to Truth Table I Chip Enable .


### Timing Waveform of Semaphore Read after Write Timing, Either Side(1)



#### NOTES:

- 1.  $\overline{CE} = VIH$  for the duration of the above timing (both write and read cycle) (Refer to Chip Enable Truth Table).
- 2. "DATAOUT VALID" represents all I/O's (I/O<sub>0</sub> I/O<sub>8</sub>) equal to the semaphore value.

### Timing Waveform of Semaphore Write Contention (1,3,4)



- 1. DOR = DOL = VIL,  $\overline{CE}L = \overline{CE}R = VIH$  (Refer to Chip Enable Truth Table).
- All timing is the same for left and right ports. Port "A" may be either left or right port. "B" is the opposite from port "A".
   This parameter is measured from R/W"a" or SEM"a" going HIGH to R/W "B" or SEM"B" going HIGH.
- 4. If tsps is not satisfied, the semaphore will fall positively to one side or the other, but there is no guarantee which side will be granted the semaphore flag.

# AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range


		70V18L15 Com'l Only		70V18L20 Com'l & Ind			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
BUSY TIM	ING (M/S=Vih)						
tbaa	BUSY Access Time from Address Match		15		20	ns	
<b>t</b> BDA	BUSY Disable Time from Address Not Matched		15		20	ns	
<b>t</b> BAC	BUSY Access Time from Chip Enable Low	_	15	_	20	ns	
tBDC	BUSY Access Time from Chip Enable High	_	15	_	17	ns	
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5		5		ns	
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>		15		17	ns	
twn	Write Hold After BUSY <sup>(5)</sup>	12		15	_	ns	
<b>BUSY</b> TIM	ING (M/S=Vil)						
twB	BUSY Input to Write <sup>(4)</sup>	0		0		ns	
twн	Write Hold After BUSY <sup>(5)</sup>	12		15		ns	
PORT-TO-	PORT DELAY TIMING						
twdd	Write Pulse to Data Delay <sup>(1)</sup>		30	_	45	ns	
tooo	Write Data Valid to Read Data Delay <sup>(1)</sup>	_	25		30	ns	

4854 tbl 14

#### NOTES:

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and  $\overline{BUSY}$  (M/ $\overline{S}$  = VIH)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbbd is a calculated parameter and is the greater of 0, twbd twp (actual), or tbbd tbw (actual).
- 4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
- 5. To ensure that a write cycle is completed on port "B" after contention on port "A".

### Timing Waveform of Write with Port-to-Port Read and **BUSY** (M/**S** = VIH)(2,4,5)




NOTES:

4854 drw 11


- 1. To ensure that the earlier of the two ports wins. taps is ignored for  $M/\overline{S} = VIL$  (SLAVE).
- 2.  $\overline{CE}_L = \overline{CE}_R = V_{IL}$ , refer to Chip Enable Truth Table.
- OE = VIL for the reading port.
   If M/S = VIL (slave), BUSY is an input. Then for this example BUSY"A" = VIH and BUSY"B" input is shown above.
- 5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".

## Timing Waveform of Write with $\overline{\textbf{BUSY}}$ (M/ $\overline{\textbf{S}}$ = VIL)




- 1. twn must be met for both  $\overline{BUSY}$  input (SLAVE) and output (MASTER).
- 2. BUSY is asserted on port "B" blocking R/W"B", until BUSY "B" goes HIGH.
- 3. twb is only for the 'slave' version.

Waveform of **BUSY** Arbitration Controlled by **CE** Timing (M/**S** = ViH)<sup>(1,3)</sup>



Waveform of  $\overline{\textbf{BUSY}}$  Arbitration Cycle Controlled by Address Match Timing (M/ $\overline{\textbf{S}}$  = VIH)<sup>(1)</sup>




#### NOTES


- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. If taps is not satisfied, the BUSY signal will be asserted on one side or another but there is no guarantee on which side BUSY will be asserted.
- 3. Refer to Truth Table I Chip Enable.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range

•			I8L15 'I Only	Co	I8L20 m'I Ind	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
INTERRUPT	TIMING					
tas	Address Set-up Time	0	_	0	_	ns
twr	Write Recovery Time	0	_	0	_	ns
tins	Interrupt Set Time	_	15	_	20	ns
tinr	Interrupt Reset Time		15	_	20	ns

### Waveform of Interrupt Timing(1,5)





#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
- 2. Refer to Interrupt Truth Table.
- Timing depends on which enable signal ( $\overline{\text{CE}}$  or  $\text{R/}\overline{\text{W}}$ ) is asserted last.
- 4. Timing depends on which enable signal  $(\overline{CE} \text{ or } R/\overline{W})$  is de-asserted first.
- 5. Refer to Truth Table I Chip Enable.

### Truth Table IV — Interrupt Flag<sup>(1,4,5)</sup>

Left Port					Right Port					
R/ <b>W</b> L	<u>C</u> Ē∟	ŌĒL	A15L-A0L	ΪΝΤι	R/ <b>W</b> R	CER	<del>OE</del> R	A15R-A0R	Ī <b>NT</b> R	Function
L	L	Х	FFFF	Х	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	FFFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	FFFE	Х	Set Left INTL Flag
Х	L	L	FFFE	H <sup>(2)</sup>	Х	X	Х	X	Х	Reset Left INTL Flag

#### NOTES:

- 1. Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$ .
- 2. If  $\overline{\text{BUSY}}L = VIL$ , then no change.
- 3.
- $\frac{\text{If }\overline{\text{BUSY}}_{R} = \text{Vil., then no change.}}{\overline{\text{INT}}_{L} \text{ and }\overline{\text{INT}}_{R} \text{ must be initialized at power-up.}}$
- 5. Refer to Truth Table I Chip Enable.

### Truth Table V —

### Address **BUSY** Arbitration<sup>(4)</sup>

Inputs			Out	puts	
CEL	<del>C</del> ER	Aol-A15L Aor-A15R	BUS YL(1)	BUSY <sub>R</sub> (1)	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Η	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

4854 tbl 17

#### NOTES:

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. Both are inputs when configured as a slave. BUSY outputs on the IDT70V18 are pushpull, not open drain outputs. On slaves the BUSY input internally inhibits writes.
- 2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSY<sub>R</sub> = LOW will result. BUSY<sub>R</sub> outputs can not be LOW simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.
- 4. Refer to Truth Table I Chip Enable.

### Truth Table VI — Example of Semaphore Procurement Sequence (1,2,3)

Functions	Do - D8 Left	Do - D8 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

4854 tbl 18

### NOTES:

- 1. This table denotes a sequence of events for only one of the eight semaphores on the IDT70V18.
- 2. There are eight semaphore flags written to via I/Oo and read from all I/O's (I/Oo-I/Oa). These eight semaphores are addressed by Ao A2.
- 3.  $\overline{\text{CE}} = \text{ViH}$ ,  $\overline{\text{SEM}} = \text{ViL}$  to access the semaphores. Refer to Truth Table III Semaphore Read/Write Control.

### **Functional Description**

The IDT70V18 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT70V18 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$ 0 and CE1 control the on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}}$  = VIH). When a port is enabled, access to the entire memory array is permitted.

### Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag  $(\overline{INT}L)$  is asserted when the right port writes to memory location

FFFE (HEX), where a write is defined as  $\overline{CE}R = R/\overline{W}R = VIL$  per the Truth Table. The left port clears the interrupt through access of address location FFFE when  $\overline{CE}L = \overline{OE}L = VIL$ ,  $R/\overline{W}$  is a "don't care". Likewise, the right port interrupt flag ( $\overline{INTR}$ ) is asserted when the left port writes to memory location FFFF (HEX) and to clear the interrupt flag ( $\overline{INTR}$ ), the right port must read the memory location FFFF. The message (9 bits) at FFFE or FFFF is user-defined since it is an addressable SRAM location. If the interrupt function is not used, address locations FFFE and FFFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table IV for the interrupt operation.

### **Busy Logic**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The BUSY pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a BUSY indication, the write signal is gated internally to prevent the write from proceeding.

The use of  $\overline{BUSY}$  logic is not required or desirable for all applications. In some cases it may be useful to logically OR the  $\overline{BUSY}$  outputs together and use any  $\overline{BUSY}$  indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of  $\overline{BUSY}$  logic is not desirable, the  $\overline{BUSY}$  logic can be disabled by placing the part in slave mode with the  $M/\overline{S}$  pin. Once in slave mode the  $\overline{BUSY}$  pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the  $\overline{BUSY}$  pins HIGH. If desired, unintended write operations can be prevented to a port by tying the  $\overline{BUSY}$  pin for that port LOW.

The BUSY outputs on the IDT70V18 RAM in master mode, are push-pull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the BUSY indication for the resulting array requires the use of an external AND gate.




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT70V18 RAMs.

# Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT70V18 RAM array in width while using  $\overline{\text{BUSY}}$  logic, one master part is used to decide which side of the RAMs array will receive a  $\overline{\text{BUSY}}$  indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master use the  $\overline{\text{BUSY}}$  signal as a write inhibit signal. Thus on the IDT70V18 RAM the  $\overline{\text{BUSY}}$  pin is an output if the part is used as a master (M/ $\overline{\text{S}}$  pin = VIH), and the  $\overline{\text{BUSY}}$  pin is an input if the part used as a slave (M/ $\overline{\text{S}}$  pin = VIL) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating  $\overline{\text{BUSY}}$  on one side of the array and another master indicating  $\overline{\text{BUSY}}$  on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The BUSY arbitration on a master is based on the chip enable and

address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a  $\overline{\text{BUSY}}$  flag to be output from the master before the actual write pulse can be initiated with the  $R/\overline{W}$  signal. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

### Semaphores

The IDT70V18 is an extremely fast Dual-Port 64K x 9 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, with both ports being completely independent of each other. This means that the activity on the left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from or written to at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by  $\overline{\text{CE}}$ , the Dual-Port RAM enable, and  $\overline{\text{SEM}}$ , the semaphore enable. The  $\overline{\text{CE}}$  and  $\overline{\text{SEM}}$  pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table III where  $\overline{\text{CE}}$  and  $\overline{\text{SEM}}$  are both HIGH.

Systems which can best use the IDT70V18 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT70V18s hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT70V18 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

### How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that a shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then

verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT70V18 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a low input on the  $\overline{\text{SEM}}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{\text{CE}}$ , and  $R/\overline{\text{W}}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0 – A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a low level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table VI). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select  $(\overline{SEM})$  and output enable  $(\overline{OE})$  signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal  $(\overline{SEM})$  or  $\overline{OE}$  to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Table VI). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in

question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will




Figure 4. IDT70V18 Semaphore Logic


continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

### Ordering Information



- 1. Industrial temperature range is available. For specific speeds, packages and powers contact your sales office.
- Green parts available. For specific speeds, packages and powers contact your local sales office. LEAD FINISH (SnPb) parts are in EOL process. Product Discontinuation Notice - PDN# SP-17-02

### Datasheet Document History:

09/30/99: Initial Public Offering

11/10/99: Page 1 & 17 Replaced IDT logo 04/10/00: Page 2 Fixed incorrect pin number

01/02/02: Page 3 Increased storage temperature parameter

Clarified TA parameter

Page 4 Fixed I/O<sub>8</sub> in notes

Page 5 DC Electrical parameters-changed wording from "open" to "disabled"

Added Truth Table I - Chip Enable as note 5

Page 6 Fixed 5pF\* in drawing 04

Page 7 Corrected ±200mV to 0mV in notes

Pages 5, 7, 10 & 12 Added industrial temperature range for 20ns to DC & AC Electrical Characteristics

Page 3, 5, 7, 10 & 12 Removed industrial temp option footnote from all tables

Page 1 & 17 Replace IDT TM logo with IDT ® logo

10/21/04: Removed Preliminary status

Page 4 Added Junction Temp to the Absolute maximum Ratings table

Updated Capacitance table

Page 8 Updated Timing Waveform of Write Cycle No. 1, R/W Controlled Timing

Page 1 & 17 Replaced old IDT ® logo with new IDT TM logo

01/29/09: Page 17 Removed "IDT" from orderable part number

### Datasheet Document History (con't.)

03/19/15:: Page 1 Added green availability to features

Page 17 Added green indicator with footnote to Ordering Information

Page 2 Removed IDT in reference to fabrication

Page 2 &17 The package code PN100-1 changed to PN100 to match standard package codes

Page 17 Added Tape and Reel to Ordering Information Page 17 Added footnote to Industrial temp indicating availability

12/07/17: Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15, 2018



CORPORATE HEADQUARTERS

for SALES:

800-345-7015 or 408-284-8200

fax: 408-284-2775 www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com