




# **HIGH SPEED 2K X 8 DUAL-PORT STATIC RAM WITH INTERRUPTS**

**IDT71321SA/LA  
IDT71421SA/LA**

## **Features**

- ♦ **High-speed access**
  - Commercial: 20/25/35/55ns (max.)
  - Industrial: 25/55ns (max.)
- ♦ **Low-power operation**
  - IDT71321/IDT71421SA  
Active: 325mW (typ.)  
Standby: 5mW (typ.)
  - IDT71321/421LA  
Active: 325mW (typ.)  
Standby: 1mW (typ.)
- ♦ **Two  $\overline{\text{INT}}$  flags for port-to-port communications**
- ♦ **MASTER IDT71321 easily expands data bus width to 16-or-more-bits using SLAVE IDT71421**
- ♦ **On-chip port arbitration logic (IDT71321 only)**
- ♦  **$\overline{\text{BUSY}}$  output flag on IDT71321;  $\overline{\text{BUSY}}$  input on IDT71421**
- ♦ **Fully asynchronous operation from either port**
- ♦ **Battery backup operation – 2V data retention (LA only)**
- ♦ **TTL-compatible, single 5V  $\pm 10\%$  power supply**
- ♦ **Available in 52-Pin PLCC, 64-Pin TQFP, and 64-Pin STQFP**
- ♦ **Industrial temperature range ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ) is available for selected speeds**
- ♦ **Green parts available, see ordering information**

## **Functional Block Diagram**



### **NOTES:**

1. IDT71321 (MASTER):  $\overline{\text{BUSY}}$  is open drain output and requires pullup resistor of  $270\Omega$ .  
IDT71421 (SLAVE):  $\overline{\text{BUSY}}$  is input.
2. Open drain output: requires pullup resistor of  $270\Omega$ .

2691 drw 01

OCTOBER 2008

The IDT71321/IDT71421 are high-speed 2K x 8 Dual-Port Static RAMs with internal interrupt logic for interprocessor communications. The IDT71321 is designed to be used as a stand-alone 8-bit Dual-Port Static RAM or as a "MASTER" Dual-Port Static RAM together with the IDT71421 "SLAVE" Dual-Port in 16-bit-or-more word width systems. Using the IDT MASTER/SLAVE Dual-Port Static RAM approach in 16-or-more-bit memory system applications results in full speed, error-free operation without the need for additional discrete logic.

address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature, controlled by  $\overline{CE}$ , permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 325mW of power. Low-power (LA) versions offer battery backup data retention capability, with each Dual-Port typically consuming 200µW from a 2V battery.

The IDT71321/IDT71421 devices are packaged in 52-pin PLCCs, 64-pin TQFPs, and 64-pin STQFPs.

The image contains two pin configuration diagrams for IDT71321/421J and IDT71321/421PF or TF packages.

**Top Diagram: IDT71321/421J J52-1(4) PLCC Top View(5)**

This diagram shows the pin configuration for the IDT71321/421J package in a PLCC (Pin Lead Carrier) package. The package is shown from the top view. The pins are numbered 1 through 52. The pinout is as follows:

- Pin 1:  $\overline{CE}_L$
- Pin 2:  $R/\overline{W}_L$
- Pin 3:  $BUSY_L$
- Pin 4:  $\overline{INT}_L$
- Pin 5:  $A_{10L}$
- Pin 6:  $\overline{OE}_L$
- Pin 7:  $A_{0L}$
- Pin 8:  $A_{1L}$
- Pin 9:  $A_{2L}$
- Pin 10:  $A_{3L}$
- Pin 11:  $A_{4L}$
- Pin 12:  $A_{5L}$
- Pin 13:  $A_{6L}$
- Pin 14:  $A_{7L}$
- Pin 15:  $A_{8L}$
- Pin 16:  $A_{9L}$
- Pin 17:  $I/O_{0L}$
- Pin 18:  $I/O_{1L}$
- Pin 19:  $I/O_{2L}$
- Pin 20:  $I/O_{3L}$
- Pin 21:  $I/O_{4L}$
- Pin 22:  $I/O_{5L}$
- Pin 23:  $I/O_{6L}$
- Pin 24:  $I/O_{7L}$
- Pin 25: NC
- Pin 26: GND
- Pin 27:  $I/O_{0R}$
- Pin 28:  $I/O_{1R}$
- Pin 29:  $I/O_{2R}$
- Pin 30:  $I/O_{3R}$
- Pin 31:  $I/O_{4R}$
- Pin 32:  $I/O_{5R}$
- Pin 33:  $I/O_{6R}$
- Pin 34:  $I/O_{7R}$
- Pin 35: NC
- Pin 36:  $A_{9R}$
- Pin 37:  $A_{8R}$
- Pin 38:  $A_{7R}$
- Pin 39:  $A_{6R}$
- Pin 40:  $A_{5R}$
- Pin 41:  $A_{4R}$
- Pin 42:  $A_{3R}$
- Pin 43:  $A_{2R}$
- Pin 44:  $A_{1R}$
- Pin 45:  $A_{0R}$
- Pin 46:  $\overline{OE}_R$
- Pin 47:  $A_{10R}$
- Pin 48:  $BUSY_R$
- Pin 49:  $R/\overline{W}_R$
- Pin 50:  $\overline{CE}_R$
- Pin 51:  $V_{CC}$
- Pin 52:  $V_{CC}$

**Bottom Diagram: IDT71321/421PF or TF PN64-1 / PP64-1(4) 64-Pin TQFP 64-Pin STQFP Top View(5)**

This diagram shows the pin configuration for the IDT71321/421PF or TF package in a 64-pin TQFP (Thin Quad Flat Pack) or STQFP (Shuttle Quad Flat Pack) package. The package is shown from the top view. The pins are numbered 1 through 64. The pinout is as follows:

- Pin 1:  $\overline{OE}_L$
- Pin 2:  $A_{0L}$
- Pin 3:  $A_{1L}$
- Pin 4:  $A_{2L}$
- Pin 5:  $A_{3L}$
- Pin 6:  $A_{4L}$
- Pin 7:  $A_{5L}$
- Pin 8:  $A_{6L}$
- Pin 9: NC
- Pin 10:  $A_{7L}$
- Pin 11:  $A_{8L}$
- Pin 12:  $A_{9L}$
- Pin 13: NC
- Pin 14:  $I/O_{0L}$
- Pin 15:  $I/O_{1L}$
- Pin 16:  $I/O_{2L}$
- Pin 17:  $I/O_{3L}$
- Pin 18: NC
- Pin 19:  $I/O_{4L}$
- Pin 20:  $I/O_{5L}$
- Pin 21:  $I/O_{6L}$
- Pin 22:  $I/O_{7L}$
- Pin 23: NC
- Pin 24: GND
- Pin 25: GND
- Pin 26:  $I/O_{0R}$
- Pin 27:  $I/O_{1R}$
- Pin 28:  $I/O_{2R}$
- Pin 29:  $I/O_{3R}$
- Pin 30: NC
- Pin 31:  $I/O_{4R}$
- Pin 32:  $I/O_{5R}$
- Pin 33:  $I/O_{6R}$
- Pin 34:  $I/O_{7R}$
- Pin 35: NC
- Pin 36: NC
- Pin 37:  $A_{9R}$
- Pin 38:  $A_{8R}$
- Pin 39:  $A_{7R}$
- Pin 40: NC
- Pin 41:  $A_{6R}$
- Pin 42:  $A_{5R}$
- Pin 43:  $A_{4R}$
- Pin 44:  $A_{3R}$
- Pin 45:  $A_{2R}$
- Pin 46:  $A_{1R}$
- Pin 47:  $A_{0R}$
- Pin 48:  $\overline{OE}_R$
- Pin 49: NC
- Pin 50: NC
- Pin 51:  $A_{10R}$
- Pin 52:  $\overline{INT}_R$
- Pin 53:  $BUSY_R$
- Pin 54:  $R/\overline{W}_R$
- Pin 55:  $\overline{CE}_R$
- Pin 56:  $V_{CC}$
- Pin 57:  $V_{CC}$
- Pin 58:  $\overline{CE}_L$
- Pin 59:  $R/\overline{W}_L$
- Pin 60:  $BUSY_L$
- Pin 61:  $\overline{INT}_L$
- Pin 62:  $A_{10L}$
- Pin 63: NC
- Pin 64: NC

**NOTES:**

- All  $V_{CC}$  pins must be connected to power supply.
- All GND pins must be connected to ground supply.
- J52-1 package body is approximately .75 in x .75 in x .17 in. PN64-1 package body is approximately 14mm x 14mm x 1.4mm. PP64-1 package body is approximately 10mm x 10mm x 1.4mm.
- This package code is used to reference the package diagram.
- This text does not indicate orientation of the actual part-marking.

NOTES:

1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.
3. J52-1 package body is approximately .75 in x .75 in x .17 in.  
PN64-1 package body is approximately 14mm x 14mm x 1.4mm.  
PP64-1 package body is approximately 10mm x 10mm x 1.4mm.
4. This package code is used to reference the package diagram.
5. This text does not indicate orientation of the actual part-marking.

## Capacitance<sup>(1)</sup>

(TA = +25°C, f = 1.0MHz) TQFP Only

| Symbol           | Parameter          | Conditions <sup>(2)</sup> | Max. | Unit |
|------------------|--------------------|---------------------------|------|------|
| C <sub>IN</sub>  | Input Capacitance  | V <sub>IN</sub> = 3dV     | 9    | pF   |
| C <sub>OUT</sub> | Output Capacitance | V <sub>OUT</sub> = 3dV    | 10   | pF   |

2691 tbl 00

### NOTES:

1. This parameter is determined by device characterization but is not production tested.
2. 3dv references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

## Recommended Operating Temperature and Supply Voltage<sup>(1,2)</sup>

| Grade      | Ambient Temperature | GND | V <sub>CC</sub> |
|------------|---------------------|-----|-----------------|
| Commercial | 0°C to +70°C        | 0V  | 5.0V ± 10%      |
| Industrial | -40°C to +85°C      | 0V  | 5.0V ± 10%      |

2691 tbl 02

### NOTES:

1. This is the parameter TA. This is the "instant on" case temperature.
2. Industrial temperature: for specific speeds, packages and powers contact your sales office.

## Absolute Maximum Ratings<sup>(1)</sup>

| Symbol                           | Rating                               | Commercial & Industrial | Unit |
|----------------------------------|--------------------------------------|-------------------------|------|
| V <sub>TERM</sub> <sup>(2)</sup> | Terminal Voltage with Respect to GND | -0.5 to +7.0            | V    |
| T <sub>BIAS</sub>                | Temperature Under Bias               | -55 to +125             | °C   |
| T <sub>STG</sub>                 | Storage Temperature                  | -65 to +150             | °C   |
| I <sub>OUT</sub>                 | DC Output Current                    | 50                      | mA   |

2691 tbl 01

### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V<sub>TERM</sub> must not exceed V<sub>CC</sub> + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20mA for the period of V<sub>TERM</sub> ≥ V<sub>CC</sub> + 10%.

## Recommended DC Operating Conditions

| Symbol          | Parameter          | Min.                | Typ. | Max.               | Unit |
|-----------------|--------------------|---------------------|------|--------------------|------|
| V <sub>CC</sub> | Supply Voltage     | 4.5                 | 5.0  | 5.5                | V    |
| GND             | Ground             | 0                   | 0    | 0                  | V    |
| V <sub>IH</sub> | Input High Voltage | 2.2                 | —    | 6.0 <sup>(2)</sup> | V    |
| V <sub>IL</sub> | Input Low Voltage  | -0.5 <sup>(1)</sup> | —    | 0.8                | V    |

2691 tbl 03

### NOTES:

1. V<sub>IL</sub> (min.) = -1.5V for pulse width less than 10ns.
2. V<sub>TERM</sub> must not exceed V<sub>CC</sub> + 10%.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1,4)</sup> (V<sub>CC</sub> = 5.0V ± 10%)

| Symbol           | Parameter                                                   | Test Condition                                                                                                                                                                                     | Version |          | 71321X20<br>71421X20<br>Com'l Only |            | 71321X25<br>71421X25<br>Com'l<br>& Ind |            | Unit |
|------------------|-------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|----------|------------------------------------|------------|----------------------------------------|------------|------|
|                  |                                                             |                                                                                                                                                                                                    |         |          | Typ.                               | Max.       | Typ.                                   | Max.       |      |
| I <sub>CC</sub>  | Dynamic Operating Current<br>(Both Ports Active)            | $\overline{CE}_L$ and $\overline{CE}_R = V_{IL}$ ,<br>Outputs Disabled<br>$f = f_{MAX}^{(2)}$                                                                                                      | COM'L   | SA<br>LA | 110<br>110                         | 250<br>200 | 110<br>110                             | 220<br>170 | mA   |
|                  |                                                             |                                                                                                                                                                                                    | IND     | SA<br>LA | —<br>—                             | —<br>—     | 110<br>110                             | 270<br>220 |      |
| I <sub>SB1</sub> | Standby Current<br>(Both Ports - TTL<br>Level Inputs)       | $\overline{CE}_L$ and $\overline{CE}_R = V_{IH}$<br>$f = f_{MAX}^{(2)}$                                                                                                                            | COM'L   | SA<br>LA | 30<br>30                           | 65<br>45   | 30<br>30                               | 65<br>45   | mA   |
|                  |                                                             |                                                                                                                                                                                                    | IND     | SA<br>LA | —<br>—                             | —<br>—     | 30<br>30                               | 75<br>55   |      |
| I <sub>SB2</sub> | Standby Current<br>(One Port - TTL<br>Level Inputs)         | $\overline{CE}_{A^*} = V_{IL}$ and $\overline{CE}_{B^*} = V_{IH}^{(6)}$<br>Active Port Outputs Disabled,<br>$f = f_{MAX}^{(2)}$                                                                    | COM'L   | SA<br>LA | 65<br>65                           | 165<br>125 | 65<br>65                               | 150<br>115 | mA   |
|                  |                                                             |                                                                                                                                                                                                    | IND     | SA<br>LA | —<br>—                             | —<br>—     | 65<br>65                               | 170<br>140 |      |
| I <sub>SB3</sub> | Full Standby Current<br>(Both Ports -<br>CMOS Level Inputs) | $\overline{CE}_L$ and<br>$\overline{CE}_R \geq V_{CC} - 0.2V$ ,<br>$V_{IN} \geq V_{CC} - 0.2V$ or<br>$V_{IN} \leq 0.2V$ , $f = 0^{(6)}$                                                            | COM'L   | SA<br>LA | 1.0<br>0.2                         | 15<br>5    | 1.0<br>0.2                             | 15<br>5    | mA   |
|                  |                                                             |                                                                                                                                                                                                    | IND     | SA<br>LA | —<br>—                             | —<br>—     | 1.0<br>0.2                             | 30<br>10   |      |
| I <sub>SB4</sub> | Full Standby Current<br>(One Port -<br>CMOS Level Inputs)   | $\overline{CE}_{A^*} \leq 0.2V$ and<br>$\overline{CE}_{B^*} \geq V_{CC} - 0.2V^{(6)}$<br>$V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$<br>Active Port Outputs Disabled,<br>$f = f_{MAX}^{(2)}$ | COM'L   | SA<br>LA | 60<br>60                           | 155<br>115 | 60<br>60                               | 145<br>105 | mA   |
|                  |                                                             |                                                                                                                                                                                                    | IND     | SA<br>LA | —<br>—                             | —<br>—     | 60<br>60                               | 165<br>130 |      |

2691 tbl 04a

| Symbol           | Parameter                                                   | Test Condition                                                                                                                                                                                     | Version |          | 71321X35<br>71421X35<br>Com'l Only |            | 71321X55<br>71421X55<br>Com'l<br>& Ind |            | Unit |
|------------------|-------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|----------|------------------------------------|------------|----------------------------------------|------------|------|
|                  |                                                             |                                                                                                                                                                                                    |         |          | Typ.                               | Max.       | Typ.                                   | Max.       |      |
| I <sub>CC</sub>  | Dynamic Operating Current<br>(Both Ports Active)            | $\overline{CE}_L$ and $\overline{CE}_R = V_{IL}$ ,<br>Outputs Disabled<br>$f = f_{MAX}^{(2)}$                                                                                                      | COM'L   | SA<br>LA | 80<br>80                           | 165<br>120 | 65<br>65                               | 155<br>110 | mA   |
|                  |                                                             |                                                                                                                                                                                                    | IND     | SA<br>LA | —<br>—                             | —<br>—     | 65<br>65                               | 190<br>140 |      |
| I <sub>SB1</sub> | Standby Current<br>(Both Ports - TTL<br>Level Inputs)       | $\overline{CE}_L$ and $\overline{CE}_R = V_{IH}$<br>$f = f_{MAX}^{(2)}$                                                                                                                            | COM'L   | SA<br>LA | 25<br>25                           | 65<br>45   | 20<br>20                               | 65<br>35   | mA   |
|                  |                                                             |                                                                                                                                                                                                    | IND     | SA<br>LA | —<br>—                             | —<br>—     | 20<br>20                               | 70<br>50   |      |
| I <sub>SB2</sub> | Standby Current<br>(One Port - TTL<br>Level Inputs)         | $\overline{CE}_{A^*} = V_{IL}$ and $\overline{CE}_{B^*} = V_{IH}^{(6)}$<br>Active Port Outputs Disabled,<br>$f=f_{MAX}^{(2)}$                                                                      | COM'L   | SA<br>LA | 50<br>50                           | 125<br>90  | 40<br>40                               | 110<br>75  | mA   |
|                  |                                                             |                                                                                                                                                                                                    | IND     | SA<br>LA | —<br>—                             | —<br>—     | 40<br>40                               | 125<br>90  |      |
| I <sub>SB3</sub> | Full Standby Current<br>(Both Ports -<br>CMOS Level Inputs) | $\overline{CE}_L$ and<br>$\overline{CE}_R \geq V_{CC} - 0.2V$ ,<br>$V_{IN} \geq V_{CC} - 0.2V$ or<br>$V_{IN} \leq 0.2V$ , $f = 0^{(3)}$                                                            | COM'L   | SA<br>LA | 1.0<br>0.2                         | 15<br>4    | 1.0<br>0.2                             | 15<br>4    | mA   |
|                  |                                                             |                                                                                                                                                                                                    | IND     | SA<br>LA | —<br>—                             | —<br>—     | 1.0<br>0.2                             | 30<br>10   |      |
| I <sub>SB4</sub> | Full Standby Current<br>(One Port -<br>CMOS Level Inputs)   | $\overline{CE}_{A^*} \leq 0.2V$ and<br>$\overline{CE}_{B^*} \geq V_{CC} - 0.2V^{(6)}$<br>$V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$<br>Active Port Outputs Disabled,<br>$f = f_{MAX}^{(2)}$ | COM'L   | SA<br>LA | 45<br>45                           | 110<br>85  | 40<br>40                               | 100<br>70  | mA   |
|                  |                                                             |                                                                                                                                                                                                    | IND     | SA<br>LA | —<br>—                             | —<br>—     | 40<br>40                               | 110<br>85  |      |

2691 tbl 04b

### NOTES:

- 'X' in part numbers indicates power rating (SA or LA).
- At  $f = f_{MAX}$ , address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/t<sub>RC</sub>, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- $f = 0$  means no address or control lines change. Applies only to inputs at CMOS level standby.
- V<sub>CC</sub> = 5V, T<sub>A</sub> = +25°C for Typ and is not production tested. V<sub>CC DC</sub> = 100mA (Typ)
- Port "A" may be either left or right port. Port "B" is opposite from port "A".

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ( $V_{CC} = 5.0V \pm 10\%$ )

| Symbol     | Parameter                                               | Test Conditions                                                          | 71321SA<br>71421SA |      | 71321LA<br>71421LA |      | Unit    |
|------------|---------------------------------------------------------|--------------------------------------------------------------------------|--------------------|------|--------------------|------|---------|
|            |                                                         |                                                                          | Min.               | Max. | Min.               | Max. |         |
| $ I_{LI} $ | Input Leakage Current <sup>(1)</sup>                    | $V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$                          | —                  | 10   | —                  | 5    | $\mu A$ |
| $ I_{LO} $ | Output Leakage Current <sup>(1)</sup>                   | $\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}, V_{CC} = 5.5V$ | —                  | 10   | —                  | 5    | $\mu A$ |
| $V_{OL}$   | Output Low Voltage ( $I/O_0$ - $I/O_7$ )                | $I_{OL} = 4mA$                                                           | —                  | 0.4  | —                  | 0.4  | V       |
| $V_{OL}$   | Open Drain Output Low Voltage ( $BUSY/\overline{INT}$ ) | $I_{OL} = 16mA$                                                          | —                  | 0.5  | —                  | 0.5  | V       |
| $V_{OH}$   | Output High Voltage                                     | $I_{OH} = -4mA$                                                          | 2.4                | —    | 2.4                | —    | V       |

### NOTE:

- At  $V_{CC} \leq 2.0V$  leakages are undefined.

2691 tbl 05

## Data Retention Characteristics (LA Version Only)


| Symbol          | Parameter                            | Test Condition                                           | Min.           | Typ. <sup>(1)</sup> | Max. | Unit    |
|-----------------|--------------------------------------|----------------------------------------------------------|----------------|---------------------|------|---------|
| $V_{DR}$        | $V_{CC}$ for Data Retention          |                                                          | 2.0            | —                   | 0    | V       |
| $I_{CCDR}$      | Data Retention Current               | $V_{CC} = 2.0V, \overline{CE} \geq V_{CC} - 0.2V$        | COM'L          | —                   | 100  | $\mu A$ |
|                 |                                      | $V_{IN} \geq V_{CC} - 0.2V \text{ or } V_{IN} \leq 0.2V$ | IND            | —                   | 100  | $\mu A$ |
| $t_{CDR}^{(2)}$ | Chip Deselect to Data Retention Time |                                                          | 0              | —                   | —    | ns      |
| $t_R^{(3)}$     | Operation Recovery Time              |                                                          | $t_{RC}^{(2)}$ | —                   | —    | ns      |

### NOTES:

- $V_{CC} = 2V, T_A = +25^\circ C$ , and is not production tested.
- $t_{RC}$  = Read Cycle Time
- This parameter is guaranteed but not production tested.

2691 tbl 06

## Data Retention Waveform



## AC Test Conditions

|                               |                   |
|-------------------------------|-------------------|
| Input Pulse Levels            | GND to 3.0V       |
| Input Rise/Fall Times         | 5ns               |
| Input Timing Reference Levels | 1.5V              |
| Output Reference Levels       | 1.5V              |
| Output Load                   | Figures 1,2 and 3 |

2691 tbl 07




Figure 1. AC Output Test Load




Figure 2. Output Test Load  
(for t<sub>hZ</sub>, t<sub>LZ</sub>, t<sub>wZ</sub>, and t<sub>ow</sub>)  
\* Including scope and jig.




Figure 3.  $\overline{\text{BUSY}}$  and  $\overline{\text{INT}}$   
AC Output Test Load

2691 drw 05

## AC Electrical Characteristics Over the Operating Temperature Supply Voltage Range<sup>(2)</sup>

| Symbol           | Parameter                                      | 71321X20<br>71421X20<br>Com'l Only |      | 71321X25<br>71421X25<br>Com'l & Ind |      | Unit |
|------------------|------------------------------------------------|------------------------------------|------|-------------------------------------|------|------|
|                  |                                                | Min.                               | Max. | Min.                                | Max. |      |
| READ CYCLE       |                                                |                                    |      |                                     |      |      |
| t <sub>RC</sub>  | Read Cycle Time                                | 20                                 | —    | 25                                  | —    | ns   |
| t <sub>AA</sub>  | Address Access Time                            | —                                  | 20   | —                                   | 25   | ns   |
| t <sub>ACE</sub> | Chip Enable Access Time                        | —                                  | 20   | —                                   | 25   | ns   |
| t <sub>AOE</sub> | Output Enable Access Time                      | —                                  | 11   | —                                   | 12   | ns   |
| t <sub>OH</sub>  | Output Hold from Address Change                | 3                                  | —    | 3                                   | —    | ns   |
| t <sub>LZ</sub>  | Output Low-Z Time <sup>(1,3)</sup>             | 0                                  | —    | 0                                   | —    | ns   |
| t <sub>HZ</sub>  | Output High-Z Time <sup>(1,3)</sup>            | —                                  | 10   | —                                   | 10   | ns   |
| t <sub>PU</sub>  | Chip Enable to Power Up Time <sup>(3)</sup>    | 0                                  | —    | 0                                   | —    | ns   |
| t <sub>PD</sub>  | Chip Disable to Power Down Time <sup>(3)</sup> | —                                  | 20   | —                                   | 25   | ns   |

2691 tbl 08a


| Symbol           | Parameter                                      | 71321X35<br>71421X35<br>Com'l Only |      | 71321X55<br>71421X55<br>Com'l & Ind |      | Unit |
|------------------|------------------------------------------------|------------------------------------|------|-------------------------------------|------|------|
|                  |                                                | Min.                               | Max. | Min.                                | Max. |      |
| READ CYCLE       |                                                |                                    |      |                                     |      |      |
| t <sub>RC</sub>  | Read Cycle Time                                | 35                                 | —    | 55                                  | —    | ns   |
| t <sub>AA</sub>  | Address Access Time                            | —                                  | 35   | —                                   | 55   | ns   |
| t <sub>ACE</sub> | Chip Enable Access Time                        | —                                  | 35   | —                                   | 55   | ns   |
| t <sub>AOE</sub> | Output Enable Access Time                      | —                                  | 20   | —                                   | 25   | ns   |
| t <sub>OH</sub>  | Output Hold from Address Change                | 3                                  | —    | 3                                   | —    | ns   |
| t <sub>LZ</sub>  | Output Low-Z Time <sup>(1,3)</sup>             | 0                                  | —    | 5                                   | —    | ns   |
| t <sub>HZ</sub>  | Output High-Z Time <sup>(1,3)</sup>            | —                                  | 15   | —                                   | 25   | ns   |
| t <sub>PU</sub>  | Chip Enable to Power Up Time <sup>(3)</sup>    | 0                                  | —    | 0                                   | —    | ns   |
| t <sub>PD</sub>  | Chip Disable to Power Down Time <sup>(3)</sup> | —                                  | 35   | —                                   | 50   | ns   |

2691 tbl 08b

### NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage Output Test Load (Figure 2).
2. 'X' in part numbers indicates power rating (SA or LA).
3. This parameter is guaranteed by device characterization, but is not production tested.


## Timing Waveform of Read Cycle No. 1, Either Side<sup>(1)</sup>



### NOTES:

1.  $R/\bar{W} = V_{IH}$ ,  $\bar{CE} = V_{IL}$ , and is  $\bar{OE} = V_{IL}$ . Address is valid prior to the coincidental with  $\bar{CE}$  transition LOW.
2.  $t_{BDD}$  delay is required only in the case where the opposite port is completing a write operation to the same address location. For simultaneous read operations  $BUSY$  has no relationship to valid output data.
3. Start of valid data depends on which timing becomes effective last  $t_{AOE}$ ,  $t_{ACE}$ ,  $t_{AA}$ , and  $t_{BDD}$ .

## Timing Waveform of Read Cycle No. 2, Either Side<sup>(3)</sup>



### NOTES:

1. Timing depends on which signal is asserted last,  $\bar{OE}$  or  $\bar{CE}$ .
2. Timing depends on which signal is de-asserted first,  $\bar{OE}$  or  $\bar{CE}$ .
3.  $R/\bar{W} = V_{IH}$  and  $\bar{OE} = V_{IL}$ , and the address is valid prior to or coincidental with  $\bar{CE}$  transition LOW.
4. Start of valid data depends on which timing becomes effective last  $t_{AOE}$ ,  $t_{ACE}$ ,  $t_{AA}$ , and  $t_{BDD}$ .

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(4)</sup>

| Symbol      | Parameter                                       | 71321X20<br>71421X20<br>Com'l Only |      | 71321X25<br>71421X25<br>Com'l<br>& Ind |      | Unit |
|-------------|-------------------------------------------------|------------------------------------|------|----------------------------------------|------|------|
|             |                                                 | Min.                               | Max. | Min.                                   | Max. |      |
| WRITE CYCLE |                                                 |                                    |      |                                        |      |      |
| tWC         | Write Cycle Time <sup>(2)</sup>                 | 20                                 | —    | 25                                     | —    | ns   |
| tEW         | Chip Enable to End-of-Write                     | 15                                 | —    | 20                                     | —    | ns   |
| tAW         | Address Valid to End-of-Write                   | 15                                 | —    | 20                                     | —    | ns   |
| tAS         | Address Set-up Time                             | 0                                  | —    | 0                                      | —    | ns   |
| tWP         | Write Pulse Width <sup>(3)</sup>                | 15                                 | —    | 15                                     | —    | ns   |
| tWR         | Write Recovery Time                             | 0                                  | —    | 0                                      | —    | ns   |
| tDW         | Data Valid to End-of-Write                      | 10                                 | —    | 12                                     | —    | ns   |
| tHZ         | Output High-Z Time <sup>(1)</sup>               | —                                  | 10   | —                                      | 10   | ns   |
| tDH         | Data Hold Time                                  | 0                                  | —    | 0                                      | —    | ns   |
| tWZ         | Write Enable to Output in High-Z <sup>(1)</sup> | —                                  | 10   | —                                      | 10   | ns   |
| tOW         | Output Active from End-of-Write <sup>(1)</sup>  | 0                                  | —    | 0                                      | —    | ns   |

2691 tbl 09a


| Symbol      | Parameter                                       | 71321X35<br>71421X35<br>Com'l Only |      | 71321X55<br>71421X55<br>Com'l & Ind |      | Unit |
|-------------|-------------------------------------------------|------------------------------------|------|-------------------------------------|------|------|
|             |                                                 | Min.                               | Max. | Min.                                | Max. |      |
| WRITE CYCLE |                                                 |                                    |      |                                     |      |      |
| tWC         | Write Cycle Time <sup>(2)</sup>                 | 35                                 | —    | 55                                  | —    | ns   |
| tEW         | Chip Enable to End-of-Write                     | 30                                 | —    | 40                                  | —    | ns   |
| tAW         | Address Valid to End-of-Write                   | 30                                 | —    | 40                                  | —    | ns   |
| tAS         | Address Set-up Time                             | 0                                  | —    | 0                                   | —    | ns   |
| tWP         | Write Pulse Width <sup>(3)</sup>                | 25                                 | —    | 30                                  | —    | ns   |
| tWR         | Write Recovery Time                             | 0                                  | —    | 0                                   | —    | ns   |
| tDW         | Data Valid to End-of-Write                      | 15                                 | —    | 20                                  | —    | ns   |
| tHZ         | Output High-Z Time <sup>(1)</sup>               | —                                  | 15   | —                                   | 25   | ns   |
| tDH         | Data Hold Time                                  | 0                                  | —    | 0                                   | —    | ns   |
| twZ         | Write Enable to Output in High-Z <sup>(1)</sup> | —                                  | 15   | —                                   | 30   | ns   |
| tOW         | Output Active from End-of-Write <sup>(1)</sup>  | 0                                  | —    | 0                                   | —    | ns   |

2691 tbl 09b


### NOTES:

1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2). This parameter is guaranteed by device characterization but is not production tested.
2. For Master/Slave combination, t<sub>WC</sub> = t<sub>BAA</sub> + t<sub>WP</sub>, since R<sub>W</sub> = V<sub>IL</sub> must occur after t<sub>BAA</sub>.
3. If  $\overline{OE}$  is LOW during a R<sub>W</sub> controlled write cycle, the write pulse width must be the larger of t<sub>WP</sub> or (t<sub>WZ</sub> + t<sub>DW</sub>) to allow the I/O drivers to turn off data to be placed on the bus for the required t<sub>DW</sub>. If  $\overline{OE}$  is HIGH during a R<sub>W</sub> controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>WP</sub>.
4. 'X' in part numbers indicates power rating (SA or LA).

## Timing Waveform of Write Cycle No. 1, ( $\overline{R/\overline{W}}$ Controlled Timing)<sup>(1,5,8)</sup>



## Timing Waveform of Write Cycle No. 2, ( $\overline{CE}$ Controlled Timing)<sup>(1,5)</sup>



### NOTES:

1.  $\overline{R/\overline{W}}$  or  $\overline{CE}$  must be HIGH during all address transitions.
2. A write occurs during the overlap ( $t_{EW}$  or  $t_{WP}$ ) of  $\overline{CE} = V_{IL}$  and  $\overline{R/\overline{W}} = V_{IL}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CE}$  or  $\overline{R/\overline{W}}$  going HIGH to the end of the write cycle.
4. During this period, the I/O pins are in the output state and input signals must not be applied.
5. If the  $\overline{CE}$  LOW transition occurs simultaneously with or after the  $\overline{R/\overline{W}}$  LOW transition, the outputs remain in the High-impedance state.
6. Timing depends on which enable signal ( $\overline{CE}$  or  $\overline{R/\overline{W}}$ ) is asserted last.
7. This parameter is determined to be device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
8. If  $\overline{OE}$  is LOW during a  $\overline{R/\overline{W}}$  controlled write cycle, the write pulse width must be the larger of  $t_{WP}$  or  $(t_{WZ} + t_{OW})$  to allow the I/O drivers to turn off data to be placed on the bus for the required  $t_{OW}$ . If  $\overline{OE}$  is HIGH during a  $\overline{R/\overline{W}}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{WP}$ .

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(6)</sup>

| Symbol                              | Parameter                                          | 71321X20<br>71421X20<br>Com'l Only |      | 71321X25<br>71421X25<br>Com'l<br>& Ind |      | Unit |
|-------------------------------------|----------------------------------------------------|------------------------------------|------|----------------------------------------|------|------|
|                                     |                                                    | Min.                               | Max. | Min.                                   | Max. |      |
| BUSY TIMING (For MASTER 71321)      |                                                    |                                    |      |                                        |      |      |
| tBAA                                | BUSY Access Time from Address                      | —                                  | 20   | —                                      | 20   | ns   |
| tBDA                                | BUSY Disable Time from Address                     | —                                  | 20   | —                                      | 20   | ns   |
| tBAC                                | BUSY Access Time from Chip Enable                  | —                                  | 20   | —                                      | 20   | ns   |
| tBDC                                | BUSY Disable Time from Chip Enable                 | —                                  | 20   | —                                      | 20   | ns   |
| tWH                                 | Write Hold After BUSY <sup>(6)</sup>               | 12                                 | —    | 15                                     | —    | ns   |
| tWDD                                | Write Pulse to Data Delay <sup>(1)</sup>           | —                                  | 50   | —                                      | 50   | ns   |
| tDDD                                | Write Data Valid to Read Data Delay <sup>(1)</sup> | —                                  | 35   | —                                      | 35   | ns   |
| tAPS                                | Arbitration Priority Set-up Time <sup>(2)</sup>    | 5                                  | —    | 5                                      | —    | ns   |
| tBDD                                | BUSY Disable to Valid Data <sup>(3)</sup>          | —                                  | 25   | —                                      | 35   | ns   |
| BUSY INPUT TIMING (For SLAVE 71421) |                                                    |                                    |      |                                        |      |      |
| tWB                                 | Write to BUSY Input <sup>(4)</sup>                 | 0                                  | —    | 0                                      | —    | ns   |
| tWH                                 | Write Hold After BUSY <sup>(6)</sup>               | 12                                 | —    | 15                                     | —    | ns   |
| tWDD                                | Write Pulse to Data Delay <sup>(1)</sup>           | —                                  | 40   | —                                      | 50   | ns   |
| tDDD                                | Write Data Valid to Read Data Delay <sup>(1)</sup> | —                                  | 30   | —                                      | 35   | ns   |

2691 tbl 10a


| Symbol                              | Parameter                                          | 71321X35<br>71421X35<br>Com'l Only |      | 71321X55<br>71421X55<br>Com'l<br>& Ind |      | Unit |
|-------------------------------------|----------------------------------------------------|------------------------------------|------|----------------------------------------|------|------|
|                                     |                                                    | Min.                               | Max. | Min.                                   | Max. |      |
| BUSY TIMING (For MASTER 71321)      |                                                    |                                    |      |                                        |      |      |
| tBAA                                | BUSY Access Time from Address                      | —                                  | 20   | —                                      | 30   | ns   |
| tBDA                                | BUSY Disable Time from Address                     | —                                  | 20   | —                                      | 30   | ns   |
| tBAC                                | BUSY Access Time from Chip Enable                  | —                                  | 20   | —                                      | 30   | ns   |
| tBDC                                | BUSY Disable Time from Chip Enable                 | —                                  | 20   | —                                      | 30   | ns   |
| tWH                                 | Write Hold After BUSY <sup>(6)</sup>               | 20                                 | —    | 20                                     | —    | ns   |
| tWDD                                | Write Pulse to Data Delay <sup>(1)</sup>           | —                                  | 60   | —                                      | 80   | ns   |
| tDDD                                | Write Data Valid to Read Data Delay <sup>(1)</sup> | —                                  | 35   | —                                      | 55   | ns   |
| tAPS                                | Arbitration Priority Set-up Time <sup>(2)</sup>    | 5                                  | —    | 5                                      | —    | ns   |
| tBDD                                | BUSY Disable to Valid Data <sup>(3)</sup>          | —                                  | 35   | —                                      | 50   | ns   |
| BUSY INPUT TIMING (For SLAVE 71421) |                                                    |                                    |      |                                        |      |      |
| tWB                                 | Write to BUSY Input <sup>(4)</sup>                 | 0                                  | —    | 0                                      | —    | ns   |
| tWH                                 | Write Hold After BUSY <sup>(6)</sup>               | 20                                 | —    | 20                                     | —    | ns   |
| tWDD                                | Write Pulse to Data Delay <sup>(1)</sup>           | —                                  | 60   | —                                      | 80   | ns   |
| tDDD                                | Write Data Valid to Read Data Delay <sup>(1)</sup> | —                                  | 35   | —                                      | 55   | ns   |

2691 tbl 10b

### NOTES:

1. Port-to-port delay through RAM cells from the writing port to the reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY."
2. To ensure that the earlier of the two ports wins.
3. t<sub>BDD</sub> is a calculated parameter and is the greater of 0, t<sub>WDD</sub> – t<sub>WP</sub> (actual) or t<sub>DD</sub> – t<sub>OW</sub> (actual).
4. To ensure that a write cycle is inhibited on port "B" during contention on port "A".
5. To ensure that a write cycle is completed on port "B" after contention on port "A".
6. 'X' in part numbers indicates power rating (SA or LA)..

## Timing Waveform of Write with Port-to-Port Read and **BUSY**<sup>(2,3,4)</sup>




### NOTES:

1. To ensure that the earlier of the two ports wins.  $t_{aps}$  is ignored for Slave (IDT71421).
2.  $\overline{CE}_L = \overline{CE}_R = V_{IL}$ .
3.  $\overline{OE} = V_{IL}$  for the reading port.
4. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is opposite from port "A".

2691 drw 10

## Timing Waveform of Write with **BUSY**<sup>(4)</sup>




### NOTES:

1.  $t_{WH}$  must be met for both  $\overline{BUSY}$  input (IDT71421, slave) or output (IDT71321, Master).
2.  $\overline{BUSY}$  is asserted on port "B" blocking  $\overline{RW}'B'$ , until  $\overline{BUSY}'B'$  goes HIGH.
3.  $t_{wB}$  is only for the slave version (IDT71421).
4. All timing is the same for the left and right ports. Port "A" may be either the left or right port. Port "B" is opposite from port "A".


2691 drw 11

## Timing Waveform of **BUSY** Arbitration Controlled by **CE** Timing<sup>(1)</sup>



2691 drw 12

## Timing Waveform of **BUSY** Arbitration Controlled by Address Match Timing<sup>(1)</sup>



2691 drw 13

### NOTES:

1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
2. If tAPS is not satisfied, the **BUSY** will be asserted on one side or the other, but there is no guarantee on which side **BUSY** will be asserted (IDT71321 only).

## AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup>

|                  |                      | 71321X20<br>71421X20<br>Com'l Only |      | 71321X25<br>71421X25<br>Com'l & Ind |      |      |
|------------------|----------------------|------------------------------------|------|-------------------------------------|------|------|
| Symbol           | Parameter            | Min.                               | Max. | Min.                                | Max. | Unit |
| INTERRUPT TIMING |                      |                                    |      |                                     |      |      |
| tAS              | Address Set-up Time  | 0                                  | —    | 0                                   | —    | ns   |
| tWR              | Write Recovery Time  | 0                                  | —    | 0                                   | —    | ns   |
| tNS              | Interrupt Set Time   | —                                  | 20   | —                                   | 25   | ns   |
| tNR              | Interrupt Reset Time | —                                  | 20   | —                                   | 25   | ns   |

2691 tbl 11a

### NOTES:

1. 'X' in part numbers indicates power rating (SA or LA).

## AC Electrical Characteristics Over the Operating Temperature Supply Voltage Range<sup>(1)</sup>

|                  |                      |                                    |      |                                        |      |      |
|------------------|----------------------|------------------------------------|------|----------------------------------------|------|------|
|                  |                      | 71321X35<br>71421X35<br>Com'l Only |      | 71321X55<br>71421X55<br>Com'l<br>& Ind |      |      |
| Symbol           | Parameter            | Min.                               | Max. | Min.                                   | Max. | Unit |
| INTERRUPT TIMING |                      |                                    |      |                                        |      |      |
| tAS              | Address Set-up Time  | 0                                  | —    | 0                                      | —    | ns   |
| tWR              | Write Recovery Time  | 0                                  | —    | 0                                      | —    | ns   |
| tINS             | Interrupt Set Time   | —                                  | 25   | —                                      | 45   | ns   |
| tNR              | Interrupt Reset Time | —                                  | 25   | —                                      | 45   | ns   |


### NOTES:

- 'X' in part numbers indicates power rating (SA or LA).

2691 tbl 11b


## Timing Waveform of Interrupt Mode<sup>(1)</sup>

### SET $\overline{INT}$



2691 drw 14

### CLEAR $\overline{INT}$



2691 drw 15

### NOTES:

- All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- See Interrupt Truth Table.
- Timing depends on which enable signal ( $\overline{CE}$  or  $R/\overline{W}$ ) is asserted last.
- Timing depends on which enable signal ( $\overline{CE}$  or  $R/\overline{W}$ ) is de-asserted first.

## Truth Tables

Truth Table I. Non-Contention Read/Write Control<sup>(4)</sup>

| Left or Right Port <sup>(1)</sup> |                 |                 |                     | Function                                                                                             |
|-----------------------------------|-----------------|-----------------|---------------------|------------------------------------------------------------------------------------------------------|
| R/ $\overline{W}$                 | $\overline{CE}$ | $\overline{OE}$ | D0-7                |                                                                                                      |
| X                                 | H               | X               | Z                   | Port Disabled and in Power-Down Mode, ISB <sub>2</sub> or ISB <sub>4</sub>                           |
| X                                 | H               | X               | Z                   | $\overline{CE}_R = \overline{CE}_L = V_{IH}$ , Power-Down Mode, ISB <sub>1</sub> or ISB <sub>3</sub> |
| L                                 | L               | X               | DATA <sub>IN</sub>  | Data on Port Written Into Memory <sup>(2)</sup>                                                      |
| H                                 | L               | L               | DATA <sub>OUT</sub> | Data in Memory Output on Port <sup>(3)</sup>                                                         |
| H                                 | L               | H               | Z                   | High Impedance Outputs                                                                               |

2691 tbl 12

**NOTES:**

1. A<sub>0L</sub> – A<sub>10L</sub> ≠ A<sub>0R</sub> – A<sub>10R</sub>.
2. If  $\overline{BUSY} = L$ , data is not written.
3. If  $\overline{BUSY} = L$ , data may not be valid, see t<sub>WDD</sub> and t<sub>DD</sub> timing.
4. 'H' = V<sub>IH</sub>, 'L' = V<sub>IL</sub>, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

Truth Table II. Interrupt Flag<sup>(1,4)</sup>

| Left Port         |                   |                   |                                   |                    | Right Port        |                   |                   |                                   |                    | Function                            |
|-------------------|-------------------|-------------------|-----------------------------------|--------------------|-------------------|-------------------|-------------------|-----------------------------------|--------------------|-------------------------------------|
| R/ $\overline{W}$ | $\overline{CE}_L$ | $\overline{OE}_L$ | A <sub>10L</sub> -A <sub>0L</sub> | $\overline{INT}_L$ | R/ $\overline{W}$ | $\overline{CE}_R$ | $\overline{OE}_R$ | A <sub>10R</sub> -A <sub>0R</sub> | $\overline{INT}_R$ |                                     |
| L                 | L                 | X                 | 7FF                               | X                  | X                 | X                 | X                 | X                                 | L <sup>(2)</sup>   | Set Right $\overline{INT}_R$ Flag   |
| X                 | X                 | X                 | X                                 | X                  | X                 | L                 | L                 | 7FF                               | H <sup>(3)</sup>   | Reset Right $\overline{INT}_R$ Flag |
| X                 | X                 | X                 | X                                 | L <sup>(3)</sup>   | L                 | L                 | X                 | 7FE                               | X                  | Set Left $\overline{INT}_L$ Flag    |
| X                 | L                 | L                 | 7FE                               | H <sup>(2)</sup>   | X                 | X                 | X                 | X                                 | X                  | Reset Left $\overline{INT}_L$ Flag  |

2691 tbl 13

**NOTES:**

1. Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$
2. If  $\overline{BUSY}_L = V_{IL}$ , then No Change.
3. If  $\overline{BUSY}_R = V_{IL}$ , then No Change.
4. 'H' = HIGH, 'L' = LOW, 'X' = DON'T CARE

Truth Table III — Address  $\overline{BUSY}$  Arbitration

| Inputs            |                   |                                                                        | Outputs                            |                                    | Function                     |
|-------------------|-------------------|------------------------------------------------------------------------|------------------------------------|------------------------------------|------------------------------|
| $\overline{CE}_L$ | $\overline{CE}_R$ | A <sub>0L</sub> -A <sub>10L</sub><br>A <sub>0R</sub> -A <sub>10R</sub> | $\overline{BUSY}_L$ <sup>(1)</sup> | $\overline{BUSY}_R$ <sup>(1)</sup> |                              |
| X                 | X                 | NO MATCH                                                               | H                                  | H                                  | Normal                       |
| H                 | X                 | MATCH                                                                  | H                                  | H                                  | Normal                       |
| X                 | H                 | MATCH                                                                  | H                                  | H                                  | Normal                       |
| L                 | L                 | MATCH                                                                  | (2)                                | (2)                                | Write Inhibit <sup>(3)</sup> |

2691 tbl 14

**NOTES:**

1. Pins  $\overline{BUSY}_L$  and  $\overline{BUSY}_R$  are both outputs for IDT71321 (Master). Both are inputs for IDT71421 (Slave).  $\overline{BUSY}_x$  outputs on the IDT71321 are open drain, not push-pull outputs. On slaves the  $\overline{BUSY}_x$  input internally inhibits writes.
2. 'L' if the inputs to the opposite port were stable prior to the address and enable inputs of this port. 'H' if the inputs to the opposite port became stable after the address and enable inputs of this port. If t<sub>APS</sub> is not met, either  $\overline{BUSY}_L$  or  $\overline{BUSY}_R = LOW$  will result.  $\overline{BUSY}_L$  and  $\overline{BUSY}_R$  outputs can not be LOW simultaneously.
3. Writes to the left port are internally ignored when  $\overline{BUSY}_L$  outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when  $\overline{BUSY}_R$  outputs are driving LOW regardless of actual logic level on the pin.

## Functional Description

The IDT71321/IDT71421 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT71321/IDT71421 has an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE} = V_{IH}$ ). When a port is enabled, access to the entire memory array is permitted.

## Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag ( $\overline{INT_L}$ ) is asserted when the right port writes to memory location 7FE (HEX), where a write is defined as the  $\overline{CE_R} = R/\overline{W_R} = V_{IL}$  per Truth Table II. The left port clears the interrupt by accessing address location 7FE when  $\overline{CE_L} = \overline{OE_L} = V_{IL}$ , R/W is a "don't care". Likewise, the right port interrupt flag ( $\overline{INT_R}$ ) is asserted when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag ( $\overline{INT_R}$ ), the right port must access the memory location 7FF. The message (8 bits) at 7FE or 7FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table II for the interrupt operation.

## Busy Logic

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "Busy". The  $\overline{BUSY}$  pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a busy indication, the write signal is gated internally to prevent the write from proceeding.

The use of  $\overline{BUSY}$  Logic is not required or desirable for all applications. In some cases it may be useful to logically OR the  $\overline{BUSY}$  outputs together and use any  $\overline{BUSY}$  indication as an interrupt source to flag the event of an illegal or illogical operation. In slave mode the  $\overline{BUSY}$  pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the  $\overline{BUSY}$  pins HIGH. If desired, unintended write operations can be prevented to a port by tying the  $\overline{BUSY}$  pin for that port LOW.

The  $\overline{BUSY}$  outputs on the IDT71321 (Master) are open drain type outputs and require open drain resistors to operate. If these SRAMs are

being expanded in depth, then the  $\overline{BUSY}$  indication for the resulting array does not require the use of an external AND gate.

## Width Expansion with Busy Logic Master/Slave Arrays

When expanding an SRAM array in width while using  $\overline{BUSY}$  logic, one master part is used to decide which side of the SRAM array will receive a  $\overline{BUSY}$  indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the  $\overline{BUSY}$  signal as a write inhibit signal. Thus on the IDT71321/IDT71421 SRAMs the  $\overline{BUSY}$  pin is an output if the part is Master (IDT71321), and the  $\overline{BUSY}$  pin is an input if the part is a Slave (IDT71421) as shown in Figure 3.





Figure 3. Busy and chip enable routing for both width and depth expansion with IDT71321 (Master) and (Slave) IDT71421 SRAMs.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating  $\overline{BUSY}$  on one side of the array and another master indicating  $\overline{BUSY}$  on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The  $\overline{BUSY}$  arbitration, on a Master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a  $\overline{BUSY}$  flag to be output from the master before the actual write pulse can be initiated with either the R/ $\overline{W}$  signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## Ordering Information



### NOTES:

2691 drw 17

1. Contact your sales office for industrial temperature range availability in other speeds, packages and powers.
2. Green parts available. For specific speeds, packages and powers contact your local sales office.

## Datasheet Document History

|           |               |                                                                                                            |
|-----------|---------------|------------------------------------------------------------------------------------------------------------|
| 03/24/99: |               | Initiated datasheet document history                                                                       |
|           |               | Converted to new format                                                                                    |
|           |               | Cosmetic typographical corrections                                                                         |
|           | Pages 2 and 3 | Added additional notes to pin configurations                                                               |
| 06/07/99: |               | Changed drawing format                                                                                     |
| 11/10/99: |               | Replaced IDT logo                                                                                          |
| 08/23/01: | Page 3        | Increased storage temperature parameters                                                                   |
|           |               | Clarified TA parameter                                                                                     |
|           | Page 4        | DC Electrical parameters—changed wording from "open" to "disabled"                                         |
|           | Page 16       | Fixed part numbers in "Width Expansion" paragraph                                                          |
|           |               | Changed ±500mV to 0mV in notes                                                                             |
|           | Page 4        | Industrial temperature range offering added to DC Electrical Characteristics for 25ns and removed for 35ns |
|           | Page 7 and 9  | Industrial temperature range added to AC Electrical Characteristics for 25ns                               |
|           | Page 17       | Industrial offering removed for 35ns ordering information                                                  |
| 01/17/06: | Page 1        | Added green availability to features                                                                       |
|           | Page 17       | Added green indicator to ordering information                                                              |
|           | Page 1 & 17   | Replaced old IDT™ with new IDT™ logo                                                                       |
| 08/25/06: | Page 14       | Changed INT"A" to INT"B" in the CLEAR INT drawing in the Timing Waveform of Interrupt Mode                 |
| 10/29/08: | Page 17       | Removed "IDT" from orderable part number                                                                   |



**CORPORATE HEADQUARTERS**  
 6024 Silver Creek Valley Road  
 San Jose, CA 95138

**for SALES:**  
 800-345-7015 or 408-284-8200  
 fax: 408-284-2775  
[www.idt.com](http://www.idt.com)

**for Tech Support:**  
 408-284-2794  
[DualPortHelp@idt.com](mailto:DualPortHelp@idt.com)

The IDT logo is a registered trademark of Integrated Device Technology, Inc.