

128K X 36, 3.3V Synchronous *IDT71V547S/XS* SRAM with ZBT[™] Feature, Burst Counter and Flow-Through Outputs

Features

- ◆ 128K x 36 memory configuration, flow-through outputs
- Supports high performance system speed 95 MHz (8ns Clock-to-Data Access)
- ◆ ZBTTM Feature No dead cycles between write and read cycles
- Internally synchronized signal eliminates the need to control OE
- ◆ Single R/W (READ/WRITE) control pin
- 4-word burst capability (Interleaved or linear)
- ◆ Individual byte write (BW1 BW4) control (May tie active)
- Three chip enables for simple depth expansion
- Single 3.3V power supply (±5%)
- Packaged in a JEDEC standard 100-pin TQFP package

Description

The IDT71V547 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit) synchronous SRAM organized as 128K x 36 bits. It is designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus it has been given the name ZBT $^{\text{TM}}$, or Zero Bus Turn-around.

Address and control signals are applied to the SRAM during one clock cycle, and on the next clock cycle, its associated data cycle occurs, be it read or write.

The IDT71V547 contains address, data-in and control signal registers. The outputs are flow-through (no output data register). Output enable is the only asynchronous signal and can be used to disable the outputs at any given time.

A Clock Enable $(\overline{\text{CEN}})$ pin allows operation of the IDT71V547 to be suspended as long as necessary. All synchronous inputs are ignored when $\overline{\text{CEN}}$ is high and the internal device registers will hold their previous values.

There are three chip enable pins $(\overline{CE}_1, CE_2, \overline{CE}_2)$ that allow the user to deselect the device when desired. If any one of these three is not active when ADV/ \overline{LD} is low, no new memory operation can be initiated and any burst in progress is stopped. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state one cycle after the chip was deselected or write initiated.

The IDT71V547 has an on-chip burst counter. In the burst mode, the IDT71V547 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the \overline{LBO} input pin. The \overline{LBO} pin selects between linear and interleaved burst sequence. The ADV/ \overline{LD} signal is used to load a new external address (ADV/ \overline{LD} = LOW) or increment the internal burst counter (ADV/ \overline{LD} = HIGH).

The IDT71V547 SRAM utilizes IDT's high-performance, high-volume 3.3V CMOS process, and is packaged in a JEDEC Standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) for high board density.

Pin Description Summary

A0 - A16	Address Inputs	Input	Synchronous
Œ1, CE2, Œ2	Three Chip Enables	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
R/W	Read/Write Signal	Input	Synchronous
CEN	Clock Enable	Input	Synchronous
\overline{BW}_{1} , \overline{BW}_{2} , \overline{BW}_{3} , \overline{BW}_{4}	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV/ LD	Advance Burst Address / Load New Address	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	Static
VO0 - I/O31, VOP1 - I/OP4	Data Input/Output	I/O	Synchronous
Vdd	3.3V Power	Supply	Static
Vss	Ground	Supply	Static

3822 tbl 01

MAY 2010


Pin Definitions⁽¹⁾

Symbol	Pin Function	I/O	Active	Description
A0 - A16	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK, ADV/LD Low, CEN Low and true chip enables.
ADV/LD	Address/Load	l	N/A	ADV/\overline{LD} is a synchronous input that is used to load the internal registers with new address and control when it is sampled low at the rising edge of clock with the chip selected. When ADV/\overline{LD} is low with the chip deselected, any burst in progress is terminated. When ADV/\overline{LD} is sampled high then the internal burst counter is advanced for any burst that was in progress. The external addresses are ignored when ADV/\overline{LD} is sampled high.
R/W	Read/Write	I	N/A	R/\overline{W} signal is a synchronous input that identifies whether the current load cycle initiated is a Read or Write access to the memory array. The data bus activity for the current cycle takes place one clock cycle later.
CEN	Clock Enable	I	LOW	Synchronous Clock Enable Input. When $\overline{\text{CEN}}$ is sampled high, all other synchronous inputs, including clock are ignored and outputs remain unchanged. The effect of $\overline{\text{CEN}}$ sampled high on the device outputs is as if the low to high clock transition did not occur. For normal operation, $\overline{\text{CEN}}$ must be sampled low at rising edge of clock.
BW1 - BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. Enable 9-bit byte has its own active low byte write enable. On load write cycles (When R/W and ADV/LD are sampled low) the appropriate byte write signal (\overline{BW}_1 - \overline{BW}_4) must be valid. The byte write signal must also be valid on each cycle of a burst write. Byte Write signals are ignored when R/W is sampled high. The appropriate byte(s) of data are written into the device one cycle later. \overline{BW}_1 - \overline{BW}_4 can all be tied low if always doing write to the entire 36-bit word.
CE1, CE2	Chip Enables	I	LOW	Synchronous active low chip enable. \overline{CE}_1 and \overline{CE}_2 are used with CE_2 to enable the IDT71V547. \overline{CE}_1 or \overline{CE}_2 sampled high or CE_2 sampled low) and ADV/ \overline{LD} low at the rising edge of clock, initiates a deselect cycle. This device has a one cycle deselect, i.e., the data bus will tri-state one clock cycle after deselect is initiated.
CE2	Chip Enable	I	HIGH	Synchronout active high chip enable. CE2 is used with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ to enable the chip. CE2 has inverted polarity but otherwise identical to $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$.
CLK	Clock	I	N/A	This is the clock input to the IDT71V547. Except for $\overline{\text{OE}}$, all timing references for the device are made with respect to the rising edge of CLK.
I/O0 - I/O31 I/OP1 - I/OP4	Data Input/Output	I/O	N/A	Data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
LBO	Linear Burst Order	I	LOW	Burst order selection input. When \overline{LBO} is high the Interleaved burst sequence is selected. When \overline{LBO} is low the Linear burst sequence is selected. \overline{LBO} is a static DC input.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. $\overline{\text{OE}}$ must be low to read data from the 71V547. When $\overline{\text{OE}}$ is high the I/O pins are in a high-impedance state. $\overline{\text{OE}}$ does not need to be actively controlled for read and write cycles. In normal operation, $\overline{\text{OE}}$ can be tied low.
VDD	Power Supply	N/A	N/A	3.3V power supply input.
Vss	Ground	N/A	N/A	Ground pin.

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram



3822 drw 01

Recommended Operating Temperature and Supply Voltage

Grade	Temperature	Vss	V DD
Commercial	0°C to +70°C	0V	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%

3822 tbl 03

Recommended DC Operating Conditions


Symbol	Parameter	Min.	Тур.	Max.	Unit
VDD	Supply Voltage	3.135	3.3	3.465	V
Vss	Ground	0	0	0	V
VIH	Input High Voltage - Inputs	2.0		4.6	V
VIH	Input High Voltage - I/O	2.0	_	VDD+0.3 ⁽²⁾	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

3822 tbl 04

- 1. VIL (min.) = -1.0V for pulse width less than tcyc/2, once per cycle.
- 2. ViH (max.) = +6.0V for pulse width less than tcyc/2, once per cycle.

NOTES:

Pin Configuration



NOTES:

- 1. Pin 14 does not have to be connected directly to Vss as long as the input voltage is \leq Vil.
- 2. Pins 83 and 84 are reserved for future A₁₇ (8M) and A₁₈ (16M) respectively.

Absolute Maximum Ratings(1)

Symbol	Rating	Value	Unit					
VTERM ⁽²⁾	Supply Voltage on VDD with Respect to GND	-0.5 to +3.6	٧					
VTERM ⁽³⁾	DC Input Voltage ⁽⁵⁾	-0.5 to VDDQ+0.5	٧					
VTERM ⁽⁴⁾	DC Voltage Applied to Outputs in High-Z State ⁽⁵⁾	-0.5 to VDDQ+0.5	٧					
Та	Operating Temperature	0°C to 70°C	°C					
TBIAS	Ambient Temperature with Power Applied (Temperature Under Bias)	-55 to +125	°C					
Tstg	Storage Temperature	-65 to +150	°C					
Юυт	Current into Outputs (Low)	20	mA					
VESD	Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001	>					
ILU	Latch-Up Current	>200	mA					

NOTES:

5284 tbl 05

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VDD and Input terminals only.
- 3. I/O terminals.

Capacitance

 $(TA = +25^{\circ}C, f = 1.0MHz, TQFP package)$

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	5	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF

NOTE:

3022 IUI UU

1. This parameter is guaranteed by device characterization, but not production tested.

Synchronous Truth Table⁽¹⁾

CEN	R/ W	Chip ⁽⁵⁾ Enable	ADV/ LD	B₩x	ADDRESS USED	PREVIOUIS CYCLE	CURRENT CYCLE	I/O (1 cycle later)
L	L	Select	L	Valid	External	X LOAD WRITE		D ⁽⁷⁾
L	Н	Select	L	Х	External	Х	LOAD READ	Q ⁽⁷⁾
L	Х	Х	Н	Valid	Internal	LOAD WRITE/ BURST WRITE BURST WRITE (Advance Burst Counter		D ⁽⁷⁾
L	Х	Х	Н	Х	Internal	LOAD READ/ BURST READ	BURST READ (Advance Burst Counter) ⁽²⁾	Q ⁽⁷⁾
L	Χ	Deselect	L	Х	Χ	Х	DESELECT or STOP ⁽³⁾	HiZ
L	Χ	Х	Н	Х	Х	DESELECT / NOOP	NOOP	HiZ
Н	Χ	Х	Χ	Х	Х	Х	SUSPEND ⁽⁴⁾	Previous Value

NOTES:

3822 tbl 07

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. When ADV/\overline{\text{LD}} signal is sampled high, the internal burst counter is incremented. The R/\overline{\text{W}} signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/\overline{\text{W}} signal when the first address is loaded at the beginning of the burst cycle.
- 3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state one cycle after deselect is initiated.
- 4. When $\overline{\text{CEN}}$ is sampled high at the rising edge of clock, that clock edge is blocked from propagating through the part. The state of all the internal registers and the I/Os remains unchanged.
- 5. To select the chip requires $\overline{\text{CE}}_1 = \text{L}$, $\overline{\text{CE}}_2 = \text{L}$ and $\text{CE}_2 = \text{H}$ on these chip enable pins. The chip is deselected if either one of thechip enable is false.
- 6. Device Outputs are ensured to be in High-Z during device power-up.
- 7. Q data read from the device, D data written to the device.

Partial Truth Table for Writes(1)

Operation	R/ W	BW ₁	BW ₂	BW ₃	BW ₄
READ	Н	X	X	X	X
WRITE ALL BYTES	L	L	L	L	L
WRITE BYTE 1 (I/O [0:7], I/Op1) ⁽²⁾	L	L	Н	Н	Н
WRITE BYTE 2 (VO [8:15], VOP2) ⁽²⁾	L	Н	L	Н	Н
WRITE BYTE 3 (I/O [16:23], I/Op3) ⁽²⁾	L	Н	Н	L	Н
WRITE BYTE 4 (I/O [24:31], I/OP4) ⁽²⁾	L	Н	Н	Н	L
NO WRITE	L	Н	Н	Н	Н

NOTES:

- 1. L = VIL, H = VIH, X = Don't Care.
- 2. Multiple bytes may be selected during the same cycle.

Interleaved Burst Sequence Table (**LBO**=VDD)

	Sequence 1	Sequence 2	Sequence 3	Sequence 4
	A1 A0	A1 A0	A1 A0	A1 A0
First Address	0 0	0 1	1 0	1 1
Second Address	0 1	0 0	1 1	1 0
Third Address	1 0	1 1	0 0	0 1
Fourth Address ⁽¹⁾	1 1	1 0	0 1	0 0

NOTE:

3822 tbl 09

Linear Burst Sequence Table (**LBO**=Vss)

	Sequence 1	Sequence 2	Sequence 3	Sequence 4
	A1 A0	A1 A0	A1 A0	A1 A0
First Address	0 0	0 1	1 0	1 1
Second Address	0 1	1 0	1 1	0 0
Third Address	1 0	1 1	0 0	0 1
Fourth Address ⁽¹⁾	1 1	0 0	0 1	1 0

NOTE:

3822 tbl 10

Functional Timing Diagram⁽¹⁾

CYCLE	n+29	n+30	n+31	n+32	n+33	n+34	n+35	n+36	n+37	
CLOCK										
ADDRESS (2) (A0 - A16)	A29	A30	A31	A32	A33	A34	A35	A36	A37	
CONTROL ⁽²⁾ (R/W, ADV/LD, BWx)	C29	C30	C31	C32	C33	C34	C35	C36	C37	
DATA⁽²⁾ I/O [0:31], I/O P[1:4]	D/Q28	D/Q29	D/Q30	D/Q31	D/Q32	D/Q33	D/Q34	D/Q35	D/Q36	

NOTE:

3822 drw 03

2. All Address, Control and Data_in are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data delay from the rising edge of clock.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

^{1.} Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

^{1.} This assumes $\overline{\text{CEN}}$, $\overline{\text{CE}}$ 1, CE2 and $\overline{\text{CE}}$ 2 are all true.

Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles $^{(2)}$

Cycle	Address	R/ W	ADV/ LD	<u>CE</u> (1)	CEN	BW x	ŌĒ	I/O	Comments
n	A0	Н	L	Ш	L	Х	Х	D1	Load read
n+1	Х	Х	Н	Х	L	Х	L	Q0	Burst read
n+2	A1	Н	L	L	L	Х	L	Q0+1	Load read
n+3	Х	Х	L	Н	L	Х	L	Q1	Deselect or STOP
n+4	Х	Х	Н	Х	L	Х	Χ	Z	NOOP
n+5	A2	Н	L	L	L	Х	Χ	Z	Load read
n+6	Х	Χ	Н	Χ	L	Х	L	Q2	Burst read
n+7	Х	Х	L	Н	L	Х	L	Q2+1	Deselect or STOP
n+8	A3	L	L	L	L	L	Χ	Z	Load write
n+9	Х	Х	Н	Χ	L	L	Χ	D3	Burst write
n+10	A4	L	L	L	L	L	Χ	D3+1	Load write
n+11	Х	Х	L	Н	L	Х	Χ	D4	Deselect or STOP
n+12	Х	Х	Н	Х	L	Х	Χ	Z	NOOP
n+13	A 5	L	L	Ш	L	L	Х	Z	Load write
n+14	A6	Н	L	اــ	L	Х	Χ	D5	Load read
n+15	A7	L	L	L	L	L	L	Q6	Load write
n+16	Х	Х	Н	Χ	L	L	Χ	D7	Burst write
n+17	A8	Н	L	L	L	Χ	Χ	D7+1	Load read
n+18	Х	Χ	Н	Χ	L	Χ	L	Q8	Burst read
n+19	А9	L	L	L	L	L	L	Q8+1	Load write

NOTE: 3822 tbl 11

^{1.} $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. CE2 timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

^{2.} H = High; L = Low; X = Don't Care; Z = High Impedence.

Read Operation⁽¹⁾

Cycle	Address	R/ W	ADV/ LD	<u>CE</u> (2)	CEN	BW x	ŌĒ	I/O	Comments			
n	A0	Н	L	L	L	Χ	Χ	Х	Address and Control meet setup			
n+1	Χ	Х	Х	Χ	Χ	Χ	L	Q0	Contents of Address A0 Read Out			

NOTE:

3822 tbl 12

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Burst Read Operation⁽¹⁾

Cycle	Address	R/ W	ADV/ LD	CE ⁽²⁾	CEN	BW x	ŌĒ	I/O	Comments		
n	A0	Н	L	L	L	Χ	Х	Х	Address and Control meet setup		
n+1	Χ	Х	Н	Χ	L	Χ	L	Q0	Address A0 Read Out, Inc. Count		
n+2	Х	Х	Н	Χ	L	Χ	L	Q0+1	Address A ₀₊₁ Read Out, Inc. Count		
n+3	Χ	Х	Н	Χ	L	Χ	L	Q0+2	Address A ₀₊₂ Read Out, Inc. Count		
n+4	Х	Х	Н	Χ	L	Χ	L	Q0+3	Address A ₀₊₃ Read Out, Load A ₁		
n+5	A1	Н	L	L	L	Χ	L	Q0	Address A0 Read Out, Inc. Count		
n+6	Х	Х	Н	Χ	L	Χ	L	Q1	Address A1 Read Out, Inc. Count		
n+7	A2	Н	L	L	L	Χ	L	Q1+1	Address A ₁₊₁ Read Out, Load A ₂		

NOTE:

3822 tbl 13

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Write Operation⁽¹⁾

Cycle	Address	R/ W	ADV/LD	CE ⁽²⁾	CEN	BW x	ŌĒ	I/O	Comments
n	A0	L	L	L	L	L	Χ	Χ	Address and Control meet setup
n+1	Χ	X	Х	Χ	L	Χ	Χ	D0	Write to Address A0

NOTE:

3822 tbl 14

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. CE2 timing transition is identical to CE1 signal. CE2 timing transition is identical but inverted to the CE1 and CE2 signals.

Burst Write Operation(1)

Cycle	Address	R/ W	ADV/ LD	CE ⁽²⁾	CEN	BW x	ŌĒ	I/O	Comments
n	A0	L	L	L	L	L	Χ	Х	Address and Control meet setup
n+1	Х	Х	Н	Χ	L	L	Χ	D0	Address A0 Write, Inc. Count
n+2	Х	Х	Н	Χ	L	L	Х	D0+1	Address A ₀₊₁ Write, Inc. Count
n+3	Х	Х	Н	Χ	L	L	Χ	D0+2	Address A ₀₊₂ Write, Inc. Count
n+4	Х	Х	Н	Χ	L	L	Χ	D0+3	Address A ₀₊₃ Write, Load A ₁
n+5	A1	L	L	L	L	L	Х	D0	Address A0 Write, Inc. Count
n+6	Х	Х	Н	Χ	L	L	Χ	D1	Address A1 Write, Inc. Count
n+7	A2	L	L	L	L	L	Χ	D1+1	Address A ₁₊₁ Write, Load A ₂

NOTE:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- $2. \quad \overline{\text{CE}} \text{2 timing transition is identical to } \overline{\text{CE}} \text{1 signal. } \overline{\text{CE}} \text{2 timing transition is identical but inverted to the } \overline{\text{CE}} \text{1 and } \overline{\text{CE}} \text{2 signals.}$

Read Operation With Clock Enable Used(1)

Cycle	Address	R/ W	ADV/ LD	CE ⁽²⁾	CEN	BW x	ŌĒ	I/O	Comments	
n	A0	Н	L	L	L	Χ	Χ	Χ	Address and Control meet setup	
n+1	Х	Х	Х	Х	Н	Χ	Χ	Χ	Clock n+1 Ignored	
n+2	A1	Н	L	L	L	Χ	L	Q0	Address A0 Read out, Load A1	
n+3	Х	Х	Х	Χ	Н	Χ	L	Q0	Clock Ignored. Data Q0 is on the bus	
n+4	Х	Х	Х	Х	Н	Χ	L	Q0	Clock Ignored. Data Q0 is on the bus	
n+5	A2	Н	L	L	L	Χ	L	Q1	Address A1 Read out, Load A2	
n+6	A3	Н	Ĺ	L	L	Χ	L	Q2	Address A2 Read out, Load A3	
n+7	A4	Н	L	L	L	Χ	L	Q3	Address A3 Read out, Load A4	

NOTE:

3822 tbl 16

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}}{}^2$ timing transition is identical to $\overline{\text{CE}}{}^1$ signal. $\overline{\text{CE}}{}^2$ timing transition is identical but inverted to the $\overline{\text{CE}}{}^1$ and $\overline{\text{CE}}{}^2$ signals.

Write Operation With Clock Enable Used(1)

Cycle	Address	R/ W	ADV/LD	CE ⁽²⁾	CEN	BW x	ŌĒ	I/O	Comments		
n	A0	L	L	L	L	L	Χ	Χ	Address and Control meet setup		
n+1	Х	Х	Х	Χ	Н	Х	Χ	Х	Clock n+1 Ignored		
n+2	A1	L	L	L	L	L	Χ	D0	Write data D0, Load A1		
n+3	Х	Х	Χ	Х	Н	Х	Χ	Х	Clock Ignored		
n+4	Х	Х	Χ	Χ	Н	Х	Χ	Χ	Clock Ignored		
n+5	A2	L	L	L	L	L	Χ	D1	Write data D1, Load A2		
n+6	A3	L	L	L	L	L	Χ	D2	Write data D2, Load A3		
n+7	A4	L	L	L	L	L	Χ	D3	Write data D3, Load A4		

NOTE:

- 1. H = High; L = Low; X = Don't Care; Z = High Impedance.
- 2. $\overline{\text{CE}}_2$ timing transition is identical to $\overline{\text{CE}}_1$ signal. $\overline{\text{CE}}_2$ timing transition is identical but inverted to the $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_2$ signals.

Read Operation with Chip Enable Used⁽¹⁾

Cycle	Address	R/ W	ADV/LD	CE ⁽¹⁾	CEN	BW x	ŌĒ	I/O ⁽³⁾	Comments
n	Χ	Х	L	Н	L	Х	Χ	?	Deselected
n+1	Χ	Х	L	Н	L	Х	Χ	Z	Deselected
n+2	A0	Н	L	L	L	Х	Χ	Z	Address A0 and Control meet setup
n+3	Χ	Х	L	Н	L	Х	L	Q0	Address A0 read out. Deselected
n+4	A1	Н	L	L	L	Х	Χ	Z	Address A1 and Control meet setup
n+5	Х	Х	L	Н	L	Х	L	Q1	Address A1 Read out. Deselected
n+6	Χ	Х	L	Н	L	Х	Χ	Z	Deselected
n+7	A2	Н	L	L	L	Х	Χ	Z	Address A2 and Control meet setup
n+8	Х	Χ	L	Н	L	Х	L	Q2	Address A2 read out. Deselected
n+9	Х	Χ	L	Н	L	Х	Χ	Z	Deselected

3822 tbl 18

NOTES:

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.2. \overline{CE} 2 timing transition is identical to \overline{CE} 1 signal. CE2 timing transition is identical but inverted to the \overline{CE} 1 and \overline{CE} 2 signals.
- 3. Device outputs are ensured to be in High-Z during device power-up.

Write Operation with Chip Enable Used(1)

Cycle	Address	R/ W	ADV/LD	<u>CE</u> (1)	CEN	BW x	ŌĒ	I/O	Comments	
n	Х	Χ	L	Н	L	Χ	Χ	?	Deselected	
n+1	Х	Х	L	Н	L	Χ	Χ	Z	Deselected	
n+2	A0	L	L	L	L	L	Χ	Z	Address A0 and Control meet setup	
n+3	Х	Χ	L	Н	L	Χ	Х	D0	Address D0 Write In. Deselected	
n+4	A1	L	L	L	L	L	Χ	Z	Address A1 and Control meet setup	
n+5	Х	Х	L	Н	L	Χ	Χ	D1	Address D1 Write In. Deselected	
n+6	Х	Х	L	Н	L	Χ	Χ	Z	Deselected	
n+7	A2	L	L	L	L	L	Χ	Z	Address A2 and Control meet setup	
n+8	Х	Χ	L	Н	L	Χ	Х	D2	Address D2 Write In. Deselected	
n+9	Х	Х	L	Н	L	Χ	Χ	Z	Deselected	

- 1. H = High; L = Low; X = Don't Care; ? = Don't Know; Z = High Impedance.2. $\overline{CE} = L$ is defined as $\overline{CE}1 = L$, $\overline{CE}2 = L$ and $\overline{CE}2 = H$. $\overline{CE} = H$ is defined as $\overline{CE}1 = H$, $\overline{CE}2 = H$ or $\overline{CE}2 = H$.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (VDD = 3.3V +/-5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage Current	VDD = Max., VIN = 0V to VDD	-	5	μΑ
ILI	LBO Input Leakage Current(1)	VDD = Max., VIN = 0V to VDD	_	30	μΑ
llo	Output Leakage Current	$\overline{CE} \geq \text{Vih or } \overline{OE} \geq \text{Vih, Vout} = \text{OV toVdd, Vdd} = \text{Max}.$	-	5	μΑ
Vol	Output Low Voltage	IOL = 5mA, VDD = Min.	_	0.4	V
Vон	Output High Voltage	IOH = -5mA, VDD = Min.	2.4	_	V

NOTE:

1. The $\overline{\text{LBO}}$ pin will be internally pulled to VDD if it is not actively driven in the application.

3822 tbl 20

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range $^{(1)}$ (VDD = 3.3V +/-5%, VHD = VDD-0.2V, VLD = 0.2V)

				S80		S85		90	S100		
Symbol	Parameter	Test Conditions	Com'l	Ind	Com'l	Ind	Com'l	Ind	Com'l	Ind	Unit
lod	Operating Power Supply Current	Device Selected, Outputs Open, $ADV/\overline{LD} = X$, $VDD = Max.$, $VIN \ge VIH Or \le VIL$, $f = fMax^{(2)}$	250	260	225	235	225	235	200	210	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = Max.$, $V_{IN} \ge V_{HD}$ or $\le V_{LD}$, $f = 0^{(2)}$	40	45	40	45	40	45	40	45	mA
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, $V_{DD} = Max., V_{IN} \ge V_{HD} \text{ or } \le V_{LD}, f = f_{MAX}^{(2)}$	100	110	95	105	95	105	90	100	mA
ISB3	ldle Power Supply Current	Device Selected, Outputs Open, $\overline{\text{CEN}} \ge \text{VIH}$ VDD = Max., VIN \ge VHD or \le VLD, f = fMAX $^{(2)}$	40	45	40	45	40	45	40	45	mA

NOTES:

All values are maximum guaranteed values.

All values are maximum guaranteed values.
 At f = fmax, inputs are cycling at the maximum frequency of read cycles of 1/tcyc; f=0 means no input lines are changing.




Figure 1. AC Test Load

AC Test Conditions

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figure 1

3822 tbl 22




Figure 2. Lumped Capacitive Load, Typical Derating

AC Electrical Characteristics


(VDD = 3.3V +/-5%, Commercial and Industrial Temperature Ranges)

		71V5	47S80	71V5	47S85	71V5	47S90	71V5		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Clock Paramo	eters	•						•	•	
tcyc	Clock Cycle Time	10.5		11		12		15		ns
tсн ⁽²⁾	Clock High Pulse Width	3		3.9		4	_	5	_	ns
tcL ⁽²⁾	Clock Low Pulse Width	3		3.9		4	_	5	_	ns
Output Paran	neters									
tcp	Clock High to Valid Data	_	8		8.5	_	9		10	ns
tcpc	Clock High to Data Change	2	_	2		2	_	2	_	ns
tclz ^(3,4,5)	Clock High to Output Active	4	_	4		4	_	4	_	ns
tchz ^(3,4,5)	Clock High to Data High-Z	_	5	_	5	_	5	_	5	ns
toe	Output Enable Access Time	_	5	_	5	_	5	_	5	ns
tolz ^(3,4)	Output Enable Low to Data Active	0	_	0	_	0	_	0	_	ns
tohz ^(3.4)	Output Enable High to Data High-Z	_	5	_	5	_	5		5	ns
Setup Times										
tse	Clock Enable Setup Time	2.0	_	2.0		2.0		2.5		ns
tsa	Address Setup Time	2.0	_	2.0		2.0	_	2.5		ns
tsp	Data in Setup Time	2.0	_	2.0		2.0	_	2.5	_	ns
tsw	Read/Write (R/W) Setup Time	2.0		2.0		2.0		2.5		ns
tsadv	Advance/Load (ADV/LD) Setup Time	2.0		2.0		2.0		2.5		ns
tsc	Chip Enable/Select Setup Time	2.0	_	2.0		2.0	_	2.5		ns
tsB	Byte Write Enable (BWx) Setup Time	2.0		2.0		2.0		2.5		ns
Hold Times										
the	Clock Enable Hold Time	0.5	_	0.5		0.5	_	0.5	_	ns
tha	Address Hold Time	0.5		0.5		0.5		0.5		ns
thd	Data in Hold Time	0.5		0.5		0.5		0.5		ns
thw	Read/Write (R/W) Hold Time	0.5		0.5		0.5	_	0.5	_	ns
thadv	Advance/Load (ADV/LD) Hold Time	0.5	_	0.5		0.5		0.5		ns
tнс	Chip Enable/Select Hold Time	0.5		0.5		0.5	_	0.5	_	ns
tнв	Byte Write Enable (BWx) Hold Time	0.5	_	0.5		0.5		0.5	_	ns

NOTES

- 1. Measured as HIGH above 2.0V and LOW below 0.8V.
- 2. Transition is measured ±200mV from steady-state.
- 3. These parameters are guaranteed with the AC load (Figure 1) by device characterization. They are not production tested.
- 4. To avoid bus contention, the output buffers are designed such that tCHZ (device turn-off) is about 2 ns faster than tcLz (device turn-on) at a given temperature and voltage. The specs as shown do not imply bus contention because tcLz is a Min. parameter that is worse case at totally different test conditions (0 deg. C, 3.465V) than tcHz, which is a Max. parameter (worse case at 70 deg. C, 3.135V).

Timing Waveform of Read Cycle^(1, 2, 3, 4)




- 1. O (A1) represents the first output from the external address A1. O (A2) represents the first output from the external address A2. O (A2+1) represents the next output data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.

 3. Burst ends when new address and control are loaded into the SRAM by sampling ADVILD LOW.


 4. RIW is don't care when the SRAM is bursting (ADVILD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RW signal when new address
- and control are loaded into the SRAM.

Timing Waveform of Write Cycles^(1,2,3,4,5)




NOTES:

- 1. D (A1) represents the first input to the external address A1. D (A2) represents the first input to the external address A2; D (A2+1) represents the next input data in the burst sequence of the base address A2, etc. where address bits A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
- 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.
- 3. Burst ends when new address and control are loaded into the SRAM by sampling ADV/LD LOW.
- 4. RW is don't care when the SRAM is bursting (ADV/LD sampled HIGH). The nature of the burst access (Read or Write) is fixed by the state of the RW signal when new address and control are loaded into the SRAM.
- 5. Individual Byte Write signals (\overline{BW}x) must be valid on all write and burst-write cycles. A write cycle is initiated when R/\overline{W} signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.



1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.

 CE2 timing transitions are identical but inverted to the \(\overline{CE}\)1 and \(\overline{CE}\)2 signals. For example, when \(\overline{CE}\)2 are LOW on this waveform, CE2 is HIGH.
 Individual Byte Write signals (\overline{BW}\)x) must be valid on all write and burst-write cycles. A write cycle is initiated when R/\overline{W}\) signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.




NOTES: 3822 drw 09

- 1. Q (A1) represents the first output from the external address A1. D (A2) represents the input data to the SRAM corresponding to address A2.

 2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH..
- 3. CEN when sampled high on the rising edge of clock will block that L-H transition of the clock from propagating into the SRAM. The part will behave as if the L-H clock transition did not occur. All internal registers in the SRAM will retain their previous state.
- 4. Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.

Timing Waveform of **CS** Operation^(1,2,3,4)




1. O (A1) represents the first output from the external address A1. D (A3) represents the input data to the SRAM corresponding to address A3 etc.

2. CE2 timing transitions are identical but inverted to the CE1 and CE2 signals. For example, when CE1 and CE2 are LOW on this waveform, CE2 is HIGH.

3. When either one of the Chip enables (CE1, CE2, CE2) is sampled inactive at the rising clock edge, a deselect cycle is initiated. The data-bus tri-states one cycle after the initiation of the deselect cycle. This allows for any pending data transfers (reads or writes) to be completed.

Individual Byte Write signals (BWx) must be valid on all write and burst-write cycles. A write cycle is initiated when R/W signal is sampled LOW. The byte write information comes in one cycle before the actual data is presented to the SRAM.


Timing Waveform of **OE** Operation⁽¹⁾



NOTE:

1. A read operation is assumed to be in progress.

Ordering Information



PART NUMBER	tod PARAMETER	SPEED IN MEGAHERTZ	CLOCK CYCLE TIME
71V547S80PF	8 ns	95 MHz	10.5 ns
71V547S85PF	8.5 ns	90 MHz	11 ns
71V547S90PF	9 ns	83 MHz	12 ns
71V547S100PF	10 ns	66 MHz	15 ns

3822 drw 12

Datasheet Document History

6/15/99		Updated to new format
9/13/99	Pg. 11	Corrected ISB3 conditions
	Pg. 19	Added Datasheet Document History
12/31/99	Pp. 3, 11, 12, 18	Added Industrial Temperature range offerings
02/27/07	Pg.18	Added X generation die step to data sheet ordering information
10/16/08	Pg. 18	Removed "IDT" from orderable part number
05/27/10	Pg. 17	Added "Restricted hazardous substance device" to the ordering information



CORPORATE HEADQUARTERS

6024 Silver Creek Valley Rd San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: sramhelp@idt.com 800-345-7015 or 408/284-4555