Distributed by:

JAMECO

ELECTRONICS

www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 1613175



# LOW SKEW, 1-TO-4 LVCMOS/LVTTL FANOUT BUFFER

ICS8304

## GENERAL DESCRIPTION




The ICS8304 is a low skew, 1-to-4 Fanout Buffer and a member of the HiPerClockS<sup>TM</sup>family of High Performance Clock Solutions from IDT. The ICS8304 is characterized at full 3.3V for input  $(V_{DD})$ , and mixed 3.3V and 2.5V for out-

put operating supply modes ( $V_{\text{DDO}}$ ). Guaranteed output and part-to-part skew characteristics make the ICS8304 ideal for those clock distribution applications demanding well defined performance and repeatability.

## **FEATURES**


- Four LVCMOS / LVTTL outputs
- LVCMOS / LVTTL clock input
- · CLK can accept the following input levels: LVCMOS, LVTTL
- Maximum output frequency: 200MHz
- Additive phase jitter, RMS: 0.173ps (typical) @ 3.3V
- Output skew: 45ps (maximum) @ 3.3V
- Part-to-part skew: 500ps (maximum)
- Small 8 lead SOIC package saves board space
- 3.3V input, outputs may be either 3.3V or 2.5V supply modes
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) compliant packages

# **BLOCK DIAGRAM**



# PIN ASSIGNMENT

1



ICS8304
8-Lead SOIC
3.9mm x 4.9mm, x 1.375mm package body
M Package
Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	V <sub>DDO</sub>	Power		Output supply pin.
2	V <sub>DD</sub>	Power		Positive supply pin.
3	CLK	Input	Pulldown	LVCMOS / LVTTL clock input.
4	GND	Power		Power supply ground.
5	Q0	Output		Single clock output. LVCMOS / LVTTL interface levels.
6	Q1	Output		Single clock output. LVCMOS / LVTTL interface levels.
7	Q2	Output		Single clock output. LVCMOS / LVTTL interface levels.
8	Q3	Output		Single clock output. LVCMOS / LVTTL interface levels.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	$V_{DD}, V_{DDO} = 3.465V$			15	pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>out</sub>	Output Impedance		5	7	12	Ω

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{I}$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance,  $\theta_{JA}$  112.7°C/W (0 lfpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Power Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				15	mA
I <sub>DDO</sub>	Output Supply Current				8	mA

Table 3B. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Positive Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				15	mA
I <sub>DDO</sub>	Output Supply Current				8	mA

Table 3C. LVCMOS / LVTTL DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage		2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage		-0.3		1.3	V
I <sub>IH</sub>	Input High Current	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I <sub>IL</sub>	Input Low Current	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
		Refer to NOTE 1	2.6			V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -16mA	2.9			V
		I <sub>OH</sub> = -100uA	3			V
		Refer to NOTE 1			0.5	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 16mA			0.25	V
		I <sub>OL</sub> = 100uA			0.15	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDO}/2$ . See Parameter Measurement Section, "3.3V Output Load Test Circuit".

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage		2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage		-0.3		1.3	V
I <sub>IH</sub>	Input High Current	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I	Input Low Current	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μA
V <sub>OH</sub>	Output High Voltage; NOTE 1		2.1			V
V <sub>OL</sub>	Output Low Voltage; NOTE 1				0.5	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDO}/2$ . See Parameter Measurement Section,

Table 4A. AC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Maximum Output Frequency				200	MHz
t-n	Propagation Delay, Low-to-High;	<i>f</i> ≤ 166MHz	2.0		3.3	ns
tp <sub>LH</sub>	NOTE 1	166MHz < f ≤ 189.5MHz	2.0		3.4	ns
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	125MHz, Integration Range: 12kHz – 20MHz		0.173		ps
tsk(o)	Output Skew; NOTE 2, 4	f = 133MHz			45	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				500	ps
t <sub>R</sub>	Output Rise Time	30% to 70%	250		500	ps
t <sub>F</sub>	Output Fall Time	30% to 70%	250		500	ps
odc	Output Duty Cycle	f ≤ 189.5MHz	40		60	%

All parameters measured at  $f_{MAX}$  unless noted otherwise. NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V<sub>DDO</sub>/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Table 4B. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Maximum Output Frequency				189.5	MHz
tn	Propagation Daloy Law to High: NOTE 1	<i>f</i> ≤ 166MHz	2.3		3.7	ns
tp <sub>LH</sub> Propag	Propagation Delay, Low-to-High; NOTE 1	166MHz < f ≤ 189.5MHz	2.15		3.55	ns
tsk(o)	Output Skew; NOTE 2, 4	f = 133MHz			60	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				500	ps
t <sub>R</sub>	Output Rise Time	30% to 70%	250		500	ps
t <sub>F</sub>	Output Fall Time	30% to 70%	250		500	ps
odc	Output Duty Cycle	f ≤ 189.5MHz	40		60	%


For NOTES, please see above Table 4A.

<sup>&</sup>quot;3.3V/2.5V Output Load Test Circuit".

## **ADDITIVE PHASE JITTER**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz


band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The device

meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.


# PARAMETER MEASUREMENT INFORMATION




## 3.3V OUTPUT LOAD AC TEST CIRCUIT




2.5V OUTPUT LOAD AC TEST CIRCUIT




#### **OUTPUT SKEW**




#### PART-TO-PART SKEW





#### **OUTPUT RISE/FALL TIME**

#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



#### **PROPAGATION DELAY**

# **APPLICATION INFORMATION**

## RECOMMENDATIONS FOR UNUSED OUTPUT PINS

## **O**UTPUTS:

## LVCMOS OUTPUT:

All unused LVCMOS output can be left floating. There should be no trace attached.

# RELIABILITY INFORMATION

# Table 5. $\theta_{_{JA}} \text{vs. A} \text{ir Flow Table}$

# $\theta_{_{JA}}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

## TRANSISTOR COUNT

The transistor count for ICS8304 is: 416

## PACKAGE OUTLINE - SUFFIX M FOR 8 LEAD SOIC




TABLE 6. PACKAGE DIMENSIONS - SUFFIX M

SYMBOL	Millimeters		
STWBOL	MINIMUN	MAXIMUM	
N	8	8	
А	1.35	1.75	
A1	0.10	0.25	
В	0.33	0.51	
С	0.19	0.25	
D	4.80	5.00	
E	3.80	4.00	
е	1.27 [	BASIC	
Н	5.80	6.20	
h	0.25	0.50	
L	0.40	1.27	
α	0°	8°	

Reference Document: JEDEC Publication 95, MS-012

TABLE 7. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS8304AM	8304AM	8 lead SOIC	Tube	0°C to 70°C
ICS8304AMT	8304AM	8 lead SOIC	2500 Tape and Reel	0°C to 70°C
ICS8304AMLN	8304AMLN	8 lead SOIC, Lead Free/Annealed	Tube	0°C to 70°C
ICS8304AMLNT	8304AMLN	8 lead SOIC, Lead Free/Annealed	2500 Tape and Reel	0°C to 70°C
ICS8304AMLF	8304AMLF	8 lead SOIC, Lead Free	Tube	0°C to 70°C
ICS8304AMLFT	8304AMLF	8 lead SOIC, Lead Free	2500 Tape and Reel	0°C to 70°C

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

REVISION HISTORY SHEET				
Rev	Table	Page	Description of Change	Date
В	T4A	3	Revised tp <sub>LH</sub> (Propagation Delay) row from 2.3 Min. to 2 Min. Deleted tp <sub>HL</sub> row. Revised tsk(o) (Output Skew) row from 35 Max. to 80 Max. Revised tsk(pp) (Part-to-Part Skew) row from 200 Max. to 500 Max. General note changed from "measured at 166MHz" to "measured at 150MHz"	12/4/01
	T4B	4	<ul> <li>Revised tp<sub>LH</sub> (Propagation Delay) row from 2.6 Min. to 2.3 Min.</li> <li>Deleted tp<sub>HL</sub> row.</li> <li>Revised tsk(o) (Output Skew) row from 35 Max. to 85 Max.</li> <li>Revised tsk(pp) (Part-to-Part Skew) row from 200 Max. to 500 Max.</li> <li>General note changed from "measured at 166MHz" to "measured at 150MHz"</li> </ul>	
С	T4A	3	<ul> <li>In AC table, revised tsk(o) row from 80ps Max. to 45ps Max. Added f = 133MHz in Test Conditions column.</li> <li>In odc row, deleted test conditions.</li> <li>In notes, changed 150MHz to f<sub>MAX.</sub></li> </ul>	12/11/01
	T4B	4	<ul> <li>In AC table, revised tsk(o) row from 80ps Max. to 60ps Max. Added f = 133MHz in Test Conditions column.</li> <li>In odc row, deleted test conditions</li> <li>In notes, changed 150MHz to f<sub>MAX.</sub></li> </ul>	12/11/01
С	Т7	10	In the Ordering Information table, Marking column, revised marking to read 8304AM from ICS8304AM.	3/11/02
D	ТЗВ	3	LVCMOS/LVTTL DC Characteristics Table, added $\rm I_{OH}$ and $\rm I_{OL}$ Test Conditions to $\rm V_{OH}$ and $\rm V_{OL}$ rows.	4/4/02
		1	Pin Assignment - adjusted dimensions.	
E	T1	2	• Pin Descriptions - changed V <sub>DD</sub> description to Core supply pin.	4/13/04
	T2	2	• Pin Characteristics - changed $C_{IN}$ max 4pF to typical 4pF. Deleted $R_{PULLUP}$ row. Added $5\Omega$ min. and $12\Omega$ max. to $R_{OUT}$ .	
	T3A & T3C	3 & 4	• Power Supply tables - changed V <sub>DD</sub> parameter from Power to Core.	
	T7	8	Ordering Information table - added "Lead Free/Annealed" marking.	
			Updated format throughout the data sheet.	
F		1	Featues section, changed Maximum output frequency bullet from 166MHz to 200MHz.	
	T4A	4	3.3V AC Table - changed 166MHz max. to 200MHz max.  Added another line for Propagation Delay.  Changed test conditions in Output Duty Cycle from 166MHz to 189.5MHz.	6/1/04
	T4B	4	3.3V AC Table - changed 166MHz max. to 189.5MHz max.  Added another line for Propagation Delay.  Changed test conditions in Output Duty Cycle from 166MHz to 189.5MH	
F	T7	8	Ordering Information table - added "Lead Free" marking.	9/13/04
G		1	Features Section - added Additive Phase Jitter bullet.	
	T4A	4	3.3V AC Characteristics Table - added Additive Phase Jitter row.	6/11/07
	144	5	Added Additive Phase Jitter plot.	0,11,07
		7	Added Recommendations for Unused Output Pins.	

# Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

## **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

## For Tech Support

netcom@idt.com 480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### Europe

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851

