

Distributed by:

JAMECO[®]
ELECTRONICS

www.Jameco.com ♦ 1-800-831-4242

The content and copyrights of the attached
material are the property of its owner.

Jameco Part Number 1614080

LOW SKEW, 1:6 CRYSTAL-TO-LVCMOS/LVTTL FANOUT BUFFER

ICS83905



GENERAL DESCRIPTION



The ICS83905 is a low skew, 1-to-6 LVCMOS / LVTTL Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from IDT. The low impedance LVCMOS/LVTTL outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be increased from 6 to 12 by utilizing the ability of the outputs to drive two series terminated lines.

The ICS83905 is characterized at full 3.3V, 2.5V, and 1.8V, mixed 3.3V/2.5V, 3.3V/1.8V and 2.5V/1.8V output operating supply mode. Guaranteed output and part-to-part skew characteristics along with the 1.8V output capabilities makes the ICS83905 ideal for high performance, single ended applications that also require a limited output voltage.

PIN ASSIGNMENTS



FEATURES

- Six LVCMOS / LVTTL outputs
- Outputs able to drive 12 series terminated lines
- Crystal oscillator interface
- Crystal input frequency range: 10MHz to 40MHz
- Output skew: 80ps (maximum)
- RMS phase jitter @ 25MHz, (100Hz - 1MHz): 0.26ps (typical) ($V_{DD} = V_{DDO} = 2.5V$)

Phase noise:

Offset	Noise Power
100Hz	-129.7 dBc/Hz
1kHz	-144.4 dBc/Hz
10kHz	-147.3 dBc/Hz
100kHz	-157.3 dBc/Hz

- 5V tolerant enable inputs
- Synchronous output enables
- Operating power supply modes:
Full 3.3V, 2.5V and 1.8V,
mixed 3.3V core/2.5V output operating supply,
mixed 3.3V core/1.8V output operating supply,
mixed 2.5V core/1.8V output operating supply
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

BLOCK DIAGRAM




TABLE 1. PIN DESCRIPTIONS

Name	Type	Description
XTAL_OUT	Output	Crystal oscillator interface. XTAL_OUT is the output.
XTAL_IN	Input	Crystal oscillator interface. XTAL_IN is the input.
ENABLE 1, ENABLE 2	Input	Clock enable. LVCMOS / LVTTL interface levels. See Table 3.
BCLK0, BCLK1, BCLK2, BCLK3, BCLK4, BCLK5	Output	Clock outputs. LVCMOS / LVTTL interface levels.
GND	Power	Power supply ground.
V _{DD}	Power	Core supply pin.
V _{DDO}	Power	Output supply pin.
n/c	Unused	No connect.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
C _{PD}	Power Dissipation Capacitance (per output)	V _{DDO} = 3.465V			19	pF
		V _{DDO} = 2.625V			18	pF
		V _{DDO} = 2V			16	pF
R _{OUT}	Output Impedance	V _{DDO} = 3.3V ± 5%		7		Ω
		V _{DDO} = 2.5V ± 5%		7		Ω
		V _{DDO} = 1.8V ± 0.2V		10		Ω

TABLE 3. CLOCK ENABLE FUNCTION TABLE

Control Inputs		Outputs	
ENABLE 1	ENABLE 2	BCLK0:BCLK4	BCLK5
0	0	LOW	LOW
0	1	LOW	Toggling
1	0	Toggling	LOW
1	1	Toggling	Toggling




FIGURE 1. ENABLE TIMING DIAGRAM

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD}	4.6V
Inputs, V_I	-0.5V to $V_{DD} + 0.5V$
Outputs, V_O	-0.5V to $V_{DDO} + 0.5V$
Package Thermal Impedance, θ_{JA}	
16 Lead SOIC package	78.8°C/W (0 mps)
16 Lead TSSOP package	100.3°C/W (0 mps)
20 Lead VFQFN package	57.5°C/W (0 mps)
Storage Temperature, T_{STG}	-65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

TABLE 4A. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDO}	Output Supply Voltage		3.135	3.3	3.465	V
I_{DD}	Power Supply Current	ENABLE 1:2 = 00			10	mA
I_{DDO}	Output Supply Current	ENABLE 1:2 = 00			5	mA

TABLE 4B. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		2.375	2.5	2.625	V
V_{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
I_{DD}	Power Supply Current	ENABLE 1:2 = 00			8	mA
I_{DDO}	Output Supply Current	ENABLE 1:2 = 00			4	mA

TABLE 4C. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = V_{DDO} = 1.8V \pm 0.2V$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		1.6	1.8	2.0	V
V_{DDO}	Output Supply Voltage		1.6	1.8	2.0	V
I_{DD}	Power Supply Current	ENABLE 1:2 = 00			5	mA
I_{DDO}	Output Supply Current	ENABLE 1:2 = 00			3	mA

TABLE 4D. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDO}	Output Supply Voltage		2.375	2.5	2.625	V
I_{DD}	Power Supply Current	ENABLE 1:2 = 00			10	mA
I_{DDO}	Output Supply Current	ENABLE 1:2 = 00			4	mA

TABLE 4E. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDO}	Output Supply Voltage		1.6	1.8	2.0	V
I_{DD}	Power Supply Current	ENABLE 1:2 = 00			10	mA
I_{DDO}	Output Supply Current	ENABLE 1:2 = 00			3	mA

TABLE 4F. POWER SUPPLY DC CHARACTERISTICS, $V_{DD} = 2.5V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		2.375	2.5	2.625	V
V_{DDO}	Output Supply Voltage		1.6	1.8	2.0	V
I_{DD}	Power Supply Current	ENABLE 1:2 = 00			8	mA
I_{DDO}	Output Supply Current	ENABLE 1:2 = 00			3	mA

TABLE 4G. LVCMOS/LVTTL DC CHARACTERISTICS, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage	ENABLE 1, ENABLE 2	$V_{DD} = 3.3V \pm 5\%$	2		$V_{DD} + 0.3$	V
			$V_{DD} = 2.5V \pm 5\%$	1.7		$V_{DD} + 0.3$	V
			$V_{DD} = 1.8V \pm 0.2V$	$0.65 \cdot V_{DD}$		$V_{DD} + 0.3$	V
V_{IL}	Input Low Voltage	ENABLE 1, ENABLE 2	$V_{DD} = 3.3V \pm 5\%$	-0.3		0.8	V
			$V_{DD} = 2.5V \pm 5\%$	-0.3		0.7	V
			$V_{DD} = 1.8V \pm 0.2V$	-0.3		$0.35 \cdot V_{DD}$	V
V_{OH}	Output High Voltage		$V_{DDO} = 3.3V \pm 5\%$; NOTE 1	2.6			V
			$V_{DDO} = 2.5V \pm 5\%$; $I_{OH} = -1mA$	2			V
			$V_{DDO} = 2.5V \pm 5\%$; NOTE 1	1.8			V
			$V_{DDO} = 1.8V \pm 0.2V$; NOTE 1	$V_{DDO} - 0.3$			V
V_{OL}	Output Low Voltage		$V_{DDO} = 3.3V \pm 5\%$; NOTE 1			0.5	V
			$V_{DDO} = 2.5V \pm 5\%$; $I_{OL} = 1mA$			0.4	V
			$V_{DDO} = 2.5V \pm 5\%$; NOTE 1			0.45	V
			$V_{DDO} = 1.8V \pm 0.2V$; NOTE 1			0.35	V

NOTE 1: Outputs terminated with 50Ω to $V_{DDO}/2$. See Parameter Measurement section, "Load Test Circuit" diagrams.

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		10		40	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

TABLE 6A. AC CHARACTERISTICS, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, $T_A = 0^\circ\text{C}$ TO 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency	Using External Crystal		10		40	MHz
		Using External Clock Source; NOTE 1		DC		100	MHz
odc	Output Duty Cycle			48		52	%
$t_{sk(o)}$	Output Skew; NOTE 2, 4					80	ps
$f_{jit}(\emptyset)$	RMS Phase Jitter (Random)		25MHz @ (Integration Range: 100Hz-1MHz)		0.13		ps
t_R/t_F	Output Rise/Fall Time		20% to 80%	200		800	ps
t_{EN}	Output Enable Time; NOTE 3	ENABLE 1				4	cycles
		ENABLE 2				4	cycles
t_{DIS}	Output Disable Time; NOTE 3	ENABLE 1				4	cycles
		ENABLE 2				4	cycles

All parameters measured at $f \leq f_{MAX}$ using a crystal input unless noted otherwise.

Terminated at 50Ω to $V_{DDO}/2$.

NOTE 1: XTAL_IN can be overdriven relative to a signal a crystal would provide.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DDO}/2$.

NOTE 3: These parameters are guaranteed by characterization. Not tested in production.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

TABLE 6B. AC CHARACTERISTICS, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, $T_A = 0^\circ\text{C}$ TO 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency	Using External Crystal		10		40	MHz
		Using External Clock Source; NOTE 1		DC		100	MHz
odc	Output Duty Cycle			47		53	%
$t_{sk(o)}$	Output Skew; NOTE 2, 5					80	ps
$f_{jit}(\emptyset)$	RMS Phase Jitter (Random); NOTE 3		25MHz @ (Integration Range: 100Hz-1MHz)		0.26		ps
t_R/t_F	Output Rise/Fall Time		20% to 80%	200		800	ps
t_{EN}	Output Enable Time; NOTE 4	ENABLE 1				4	cycles
		ENABLE 2				4	cycles
t_{DIS}	Output Disable Time; NOTE 4	ENABLE 1				4	cycles
		ENABLE 2				4	cycles

All parameters measured at $f \leq f_{MAX}$ using a crystal input unless noted otherwise.

Terminated at 50Ω to $V_{DDO}/2$.

NOTE 1: XTAL_IN can be overdriven relative to a signal a crystal would provide.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DDO}/2$.

NOTE 3: Please refer to phase noise plot.

NOTE 4: These parameters are guaranteed by characterization. Not tested in production.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

TABLE 6C. AC CHARACTERISTICS, $V_{DD} = V_{DDO} = 1.8V \pm 0.2V$, $T_A = 0^\circ\text{C}$ TO 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency	Using External Crystal		10		40	MHz
		Using External Clock Source; NOTE 1		DC		100	MHz
odc	Output Duty Cycle			47		53	%
$tsk(o)$	Output Skew; NOTE 2, 4					80	ps
$f_{jit}(\emptyset)$	RMS Phase Jitter (Random)		25MHz @ (Integration Range: 100Hz-1MHz)		0.27		ps
t_R/t_F	Output Rise/Fall Time		20% to 80%	200		900	ps
t_{EN}	Output Enable Time; NOTE 3	ENABLE 1				4	cycles
		ENABLE 2				4	cycles
t_{DIS}	Output Disable Time; NOTE 3	ENABLE 1				4	cycles
		ENABLE 2				4	cycles

All parameters measured at $f \leq f_{MAX}$ using a crystal input unless noted otherwise.

Terminated at 50Ω to $V_{DDO}/2$.

NOTE 1: XTAL_IN can be overdriven relative to a signal a crystal would provide.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DDO}/2$.

NOTE 3: These parameters are guaranteed by characterization. Not tested in production.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

TABLE 6D. AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, $T_A = 0^\circ\text{C}$ TO 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency	Using External Crystal		10		40	MHz
		Using External Clock Source; NOTE 1		DC		100	MHz
odc	Output Duty Cycle			48		52	%
$tsk(o)$	Output Skew; NOTE 2, 4					80	ps
$f_{jit}(\emptyset)$	RMS Phase Jitter (Random)		25MHz @ (Integration Range: 100Hz-1MHz)		0.14		ps
t_R/t_F	Output Rise/Fall Time		20% to 80%	200		800	ps
t_{EN}	Output Enable Time; NOTE 3	ENABLE 1				4	cycles
		ENABLE 2				4	cycles
t_{DIS}	Output Disable Time; NOTE 3	ENABLE 1				4	cycles
		ENABLE 2				4	cycles

All parameters measured at $f \leq f_{MAX}$ using a crystal input unless noted otherwise.

Terminated at 50Ω to $V_{DDO}/2$.

NOTE 1: XTAL_IN can be overdriven relative to a signal a crystal would provide.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DDO}/2$.

NOTE 3: These parameters are guaranteed by characterization. Not tested in production.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

TABLE 6E. AC CHARACTERISTICS, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency	Using External Crystal		10		40	MHz
		Using External Clock Source; NOTE 1		DC		100	MHz
odc	Output Duty Cycle			48		52	%
$tsk(o)$	Output Skew; NOTE 2, 4					80	ps
$f_{jit}(\emptyset)$	RMS Phase Jitter (Random)		25MHz @ (Integration Range: 100Hz-1MHz)		0.18		ps
t_R/t_F	Output Rise/Fall Time		20% to 80%	200		900	ps
t_{EN}	Output Enable Time; NOTE 3	ENABLE 1				4	cycles
		ENABLE 2				4	cycles
t_{DIS}	Output Disable Time; NOTE 3	ENABLE 1				4	cycles
		ENABLE 2				4	cycles

All parameters measured at $f \leq f_{MAX}$ using a crystal input unless noted otherwise.

Terminated at 50Ω to $V_{DDO}/2$.

NOTE 1: XTAL_IN can be overdriven relative to a signal a crystal would provide.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DDO}/2$.

NOTE 3: These parameters are guaranteed by characterization. Not tested in production.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

TABLE 6F. AC CHARACTERISTICS, $V_{DD} = 2.5V \pm 5\%$, $V_{DDO} = 1.8V \pm 0.2V$, $T_A = 0^\circ C$ TO $70^\circ C$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f_{MAX}	Output Frequency	Using External Crystal		10		40	MHz
		Using External Clock Source; NOTE 1		DC		100	MHz
odc	Output Duty Cycle			47		53	%
$tsk(o)$	Output Skew; NOTE 2, 4					80	ps
$f_{jit}(\emptyset)$	RMS Phase Jitter (Random)		25MHz @ (Integration Range: 100Hz-1MHz)		0.19		ps
t_R/t_F	Output Rise/Fall Time		20% to 80%	200		900	ps
t_{EN}	Output Enable Time; NOTE 3	ENABLE 1				4	cycles
		ENABLE 2				4	cycles
t_{DIS}	Output Disable Time; NOTE 3	ENABLE 1				4	cycles
		ENABLE 2				4	cycles

All parameters measured at $f \leq f_{MAX}$ using a crystal input unless noted otherwise.



Terminated at 50Ω to $V_{DDO}/2$.

NOTE 1: XTAL_IN can be overdriven relative to a signal a crystal would provide.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at $V_{DDO}/2$.

NOTE 3: These parameters are guaranteed by characterization. Not tested in production.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

TYPICAL PHASE NOISE AT 25MHz (2.5V CORE/ 2.5V OUTPUT)**TYPICAL PHASE NOISE AT 25MHz (3.3V CORE/ 3.3V OUTPUT)**


PARAMETER MEASUREMENT INFORMATION




3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT




2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT




1.8V CORE/1.8V OUTPUT LOAD AC TEST CIRCUIT




3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT




3.3V CORE/1.8V OUTPUT LOAD AC TEST CIRCUIT



2.5V CORE/1.8V OUTPUT LOAD AC TEST CIRCUIT




OUTPUT SKEW



$$odc = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$$

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



OUTPUT RISE/FALL TIME

APPLICATION INFORMATION

CRYSTAL INPUT INTERFACE

Figure 2 shows an example of ICS83905 crystal interface with a parallel resonant crystal. The frequency accuracy can be fine tuned by adjusting the C1 and C2 values. For a parallel crystal with loading capacitance $C_L = 18\text{pF}$, we suggest $C1 = 15\text{pF}$ and $C2 = 15\text{pF}$ to start with. These values may be slightly fine tuned further to optimize the frequency accuracy for different board

layouts. Slightly increasing the C1 and C2 values will slightly reduce the frequency. Slightly decreasing the C1 and C2 values will slightly increase the frequency. For the oscillator circuit below, R1 can be used, but is not required. For new designs, it is recommended that R1 not be used.




FIGURE 2. CRYSTAL OSCILLATOR INTERFACE

LVCMOS TO XTAL INTERFACE

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC couple capacitor. A general interface diagram is shown in Figure 3. The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output impedance of the driver

(R_o) plus the series resistance (R_s) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and making R2 50Ω .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A 1k Ω resistor can be used.

OUTPUTS:

LVCMOS OUTPUTS

All unused LVCMOS output can be left floating. There should be no trace attached.

VFQFN EPAD THERMAL RELEASE PATH

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 4*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes")

are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the *Surface Mount Assembly* of Amkor's Thermally/Electrically Enhance Leadframe Base Package, Amkor Technology.




FIGURE 4. P.C. ASSEMBLY FOR EXPOSED PAD THERMAL RELEASE PATH –SIDE VIEW (DRAWING NOT TO SCALE)

LAYOUT GUIDELINE

Figure 5 shows an example of ICS83905 application schematic. In this example, the device is operated at $V_{DD} = 3.3V$ and $V_{DDO} = 3.3V$. The decoupling capacitors should be located as close as possible to the power pins. The input is driven by an 18pF load resonant quartz crystal. The tuning capacitors (C1, C2) are fairly

accurate, but minor adjustments might be required. For the LVCMOS output drivers, two termination examples are shown in the schematic. For additional termination, examples are shown in the LVCMOS Termination Application Note.




FIGURE 5. SCHEMATIC OF RECOMMENDED LAYOUT

RELIABILITY INFORMATION

TABLE 7A. θ_{JA} vs. AIR FLOW TABLE FOR 16 LEAD SOIC

θ_{JA} by Velocity (Meters per Second)			
	0	1	2
Multi-Layer PCB, JEDEC Standard Test Boards	78.8°C/W	71.1°C/W	66.2°C/W

TABLE 7B. θ_{JA} vs. AIR FLOW TABLE FOR 16 LEAD TSSOP

θ_{JA} by Velocity (Meters per Second)			
	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	100.3°C/W	96.0°C/W	93.9°C/W

TABLE 7C. θ_{JA} vs. AIR FLOW TABLE FOR 20 LEAD VFQFN


θ_{JA} by Velocity (Meters per Second)			
	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	57.5°C/W	50.3°C/W	45.1°C/W

TRANSISTOR COUNT

The transistor count for ICS83905 is: 339

Pin compatible to MPC905

PACKAGE OUTLINE - M SUFFIX FOR 16 LEAD SOIC



PACKAGE OUTLINE - G SUFFIX FOR 16 LEAD TSSOP




TABLE 8A. PACKAGE DIMENSIONS FOR 16 LEAD SOIC


SYMBOL	Millimeters	
	MINIMUM	MAXIMUM
N	16	
A	1.35	1.75
A1	0.10	0.25
B	0.33	0.51
C	0.19	0.25
D	9.80	10.00
E	3.80	4.00
e	1.27 BASIC	
H	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012

TABLE 8B. PACKAGE DIMENSIONS FOR 16 LEAD TSSOP

SYMBOL	Millimeters	
	Minimum	Maximum
N	16	
A	--	1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
c	0.09	0.20
D	4.90	5.10
E	6.40 BASIC	
E1	4.30	4.50
e	0.65 BASIC	
L	0.45	0.75
α	0°	8°
aaa	--	0.10

PACKAGE OUTLINE - K SUFFIX FOR 20 LEAD VFQFN



NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of

this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 8 below.

TABLE 8C. PACKAGE DIMENSIONS FOR 20 LEAD VFQFN

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS		
SYMBOL	MINIMUM	MAXIMUM
N	20	
A	0.80	1.0
A1	0	0.05
A3	0.25 Reference	
b	0.18	0.30
e	0.50 BASIC	
N _D	5	
N _E	5	
D	4.0	
D2	0.75	2.80
E	4.0	
E2	0.75	2.80
L	0.35	0.75

Reference Document: JEDEC Publication 95, MO-220

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS83905AM	83905AM	16 Lead SOIC	tube	0°C to 70°C
ICS83905AMT	83905AM	16 Lead SOIC	2500 tape & reel	0°C to 70°C
ICS83905AML	83905AML	16 Lead "Lead-Free" SOIC	tube	0°C to 70°C
ICS83905AMLFT	83905AML	16 Lead "Lead-Free" SOIC	2500 tape & reel	0°C to 70°C
ICS83905AG	83905AG	16 Lead TSSOP	tube	0°C to 70°C
ICS83905AGT	83905AG	16 Lead TSSOP	2500 tape & reel	0°C to 70°C
ICS83905AGLF	83905AGL	16 Lead "Lead-Free" TSSOP	tube	0°C to 70°C
ICS83905AGLFT	83905AGL	16 Lead "Lead-Free" TSSOP	2500 tape & reel	0°C to 70°C
ICS83905AK	83905A	20 Lead VFQFN	tube	0°C to 70°C
ICS83905AKT	83905A	20 Lead VFQFN	2500 tape & reel	0°C to 70°C
ICS83905AKLF	3905AL	20 Lead "Lead-Free" VFQFN	tube	0°C to 70°C
ICS83905AKLFT	3905AL	20 Lead "Lead-Free" VFQFN	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

REVISION HISTORY SHEET

Rev	Table	Page	Description of Change	Date
A		2	Added Enable Timing Diagram.	3/28/05
B	6A - 6F	1 5 - 7 8	Features Section - added RMS Phase Jitter bullet. AC Characteristics Tables - added RMS Phase Jitter spec. Added Phase Noise Plot.	4/8/05
B	T9	14	Ordering Information Table - add TSSOP, non-LF part number.	4/25/05
B		11 12	Added Crystal Input Interface in Application Section. Added schematic layout.	5/16/05
B	T7C	3 11 13	Absolute Maximum Ratings - correct 20 lead VFQFN Package Thermal Impedance. Added <i>Recommendations for Unused Input and Output Pins</i> . Corrected Theta JA Air Flow Table for 20 lead VFQFN.	10/2/06
B	T9	11 12 17	Added <i>LVCMOS to XTAL Interface section</i> . Added <i>Thermal Release Path section</i> . AC Characteristics Table - added lead-free marking for 20 VFQFN package.	7/9/07
B	T7B - T7C	3 12 14 16	Updated TSSOP and VFQFN Thermal Impedance. Updated Thermal Release Path. Updated TSSOP and VFQFN Thermal Impedance. Added note to VFQFN Package Outline.	1/24/08

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015
408-284-8200
Fax: 408-284-2775

For Tech Support

netcom@idt.com
480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
800 345 7015
+408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology
Singapore (1997) Pte. Ltd.
Reg. No. 199707558G
435 Orchard Road
#20-03 Wisma Atria
Singapore 238877
+65 6 887 5505

Europe

IDT Europe, Limited
321 Kingston Road
Leatherhead, Surrey
KT22 7TU
England
+44 (0) 1372 363 339
Fax: +44 (0) 1372 378851