## PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES NOVEMBER 2, 2016 DATA SHEET

## GENERAL DESCRIPTION

The 843022I-02 is a Gigabit Ethernet Clock Generator. The 843022I-02 uses a 25MHz crystal to synthesize 125MHz or 62.5MHz. The 843022I-02 has excellent phase jitter performance, over the 12kHz – 20MHz integration range. The 843022I-02 is packaged in a small 16-pin VFQFN, making it ideal for use in systems with limited board space.


## **FEATURES**

- One differential 3.3V or 2.5V LVPECL output
- Crystal oscillator interface designed for 25MHz, 18pF parallel resonant crystal
- Output frequencies: 125MHz or 62.5MHz (selectable)
- RMS phase jitter @ 125MHz, using a 25MHz crystal (12kHz - 20MHz): 0.57ps (typical)
- Full 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) packaging
- For functional replacement part use 8T49N241

#### **FUNCTION TABLE**


Inputs	Output Frequencies	
FREQ_SEL	(with a 25MHz crystal)	
0	125MHz	
1	62.5MHz	

## **BLOCK DIAGRAM**



1

## PIN ASSIGNMENT



843022I-02 16-Lead VFQFN 3mm x 3mm x 0.925 package body K Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1	PWR_DN	Input		Output state control pin. See Table 3. LVCMOS/LVTTL interface levels.
2, 3	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_in is the input, XTAL_OUT is the output.
4, 5, 8	V <sub>EE</sub>	Power		Negative supply pins.
6, 13, 14, 15	nc	Unused		No connect.
7	FREQ_SEL	Input	Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels.
9, 16	V <sub>cc</sub>	Power		Power supply pins.
10	V <sub>cco</sub>	Power		Output supply pin.
11, 12	nQ, Q	Output		Differential clock outputs. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pulldown Resistor			51		kΩ
R	Input Pullup Resistor			51		kΩ

TABLE 3. PWR\_DN FUNCTION TABLE

PWR_DWN Input	Description		
0	Output in high impedance		
1	Output in normal operation		



#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>cc</sub> 4.6V

Inputs,  $V_{cc}$  -0.5V to  $V_{cc}$  + 0.5V

Outputs, I

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{_{\rm JA}}$  74.9°C/W (0 mps) Storage Temperature, T $_{_{\rm STG}}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{CC} = V_{CCC} = 3.3V \pm 5\%$ ,  $V_{FF} = 0V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Power Supply Voltage		3.135	3.3	3.465	V
V <sub>cco</sub>	Output Supply Voltage		3.135	3.3	3.465	V
	Davisar Complet Command	PWR_DN = 1			86	mA
EE	Power Supply Current	PWR_DN = 0			<1	mA

**Table 4B. Power Supply DC Characteristics,**  $V_{cc} = V_{cco} = 2.5V \pm 5\%$ ,  $V_{ee} = 0V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Power Supply Voltage		2.375	2.5	2.625	V
V <sub>cco</sub>	Output Supply Voltage		2.375	2.5	2.625	V
	Power Supply Current	PWR_DN = 1			77	mA
EE		PWR_DN = 0			<1	mA

 $\textbf{TABLE 4C. LVCMOS/LVTTL DC Characteristics, V}_{\text{cc}} = V_{\text{cco}} = 3.3 \text{V} \pm 5\% \text{ or } 2.5 \text{V} \pm 5\%, V_{\text{ee}} = 0 \text{V, Ta} = -40 ^{\circ} \text{C to } 85 ^{\circ} \text{C}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		V <sub>cc</sub> = 3.465V	2		V <sub>cc</sub> + 0.3	V
V	Input High Voltage		V <sub>cc</sub> = 2.625V	1.7		V <sub>cc</sub> + 0.3	V
V	Input Low Voltage		V <sub>cc</sub> = 3.465V	-0.3		0.8	V
V <sub>IL</sub>			V <sub>cc</sub> = 2.625V	-0.3		0.7	V
	Innut Lligh Current	FREQ_SEL	$V_{CC} = V_{IN} = 3.465 \text{V or } 2.625 \text{V}$			150	μA
I <sub>IH</sub>	Input High Current	PWR_DN	$V_{cc} = V_{in} = 3.465V \text{ or } 2.625V$			5	μA
	Input Low Current	FREQ_SEL	$V_{CC} = 3.465 \text{V or } 2.625 \text{V}, V_{IN} = 0 \text{V}$	-5			μA
I' <sub>IL</sub>	Input Low Current	PWR_DN	V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-150			μA



 $\textbf{Table 4D. LVPECL DC Characteristics, V}_{\text{cc}} = V_{\text{cco}} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%, V_{\text{ee}} = 0V, TA = -40^{\circ}C \text{ to } 85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cco</sub> - 1.4		V <sub>cco</sub> - 0.9	٧
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cco</sub> - 2.0		V <sub>cco</sub> - 1.7	V
V	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{cco}$  - 2V.

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fu	undamenta	I	
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

NOTE: It is not recommended to overdrive the crystal input with an external clock.

Table 6A. AC Characteristics,  $V_{cc} = V_{cco} = 3.3V \pm 5\%$ ,  $V_{ee} = 0V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Output Fraguency	F_SEL = 0		125		MHz
OUT	Output Frequency	F_SEL = 1		62.5		MHz
+::+/ <i>(C</i> X)	RMS Phase Jitter;	125MHz, Integration Range: 12kHz - 20MHz		0.57		ps
tjit(Ø)	NOTE 1	62.5MHz, Integration Range: 12kHz - 10MHz		0.52		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		47		53	%

NOTE 1: Please refer to the Phase Noise Plot.


**Table 6B. AC Characteristics,**  $V_{cc} = V_{cco} = 2.5V \pm 5\%$ ,  $V_{ee} = 0V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Output Fraguanay	F_SEL = 0		125		MHz
OUT	Output Frequency	F_SEL = 1		62.5		MHz
+ii+( <i>C</i> X)	RMS Phase Jitter;	125MHz, Integration Range: 12kHz - 20MHz		0.62		ps
tjit(Ø)	NOTE 1	62.5MHz, Integration Range: 12kHz - 10MHz		0.60		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	200		700	ps
odc	Output Duty Cycle		47		53	%

NOTE 1: Please refer to the Phase Noise Plot.




## Typical Phase Noise at 125MHz (3.3V)



OFFSET FREQUENCY (Hz)


## Typical Phase Noise at 62.5MHz (3.3V)




OFFSET FREQUENCY (Hz)




# PARAMETER MEASUREMENT INFORMATION






#### 3.3V OUTPUT LOAD AC TEST CIRCUIT








## RMS PHASE JITTER

## OUTPUT RISE/FALL TIME



## OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



# **APPLICATION INFORMATION**

#### **CRYSTAL INPUT INTERFACE**

The 843022I-02 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 1* below were determined using a 25MHz, 18pF parallel

resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




FIGURE 1. CRYSTAL INPUT INTERFACE



#### VFQFN EPAD THERMAL RELEASE PATH

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 3*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/ shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application

specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a quideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Leadfame Base Package, Amkor Technology.




FIGURE 3. P.C.ASSEMBLY FOR EXPOSED PAD THERMAL RELEASE PATH -SIDE VIEW (DRAWING NOT TO SCALE)



#### RECOMMENDATIONS FOR UNUSED INPUT PINS

#### INPUTS:

#### LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is typical for IA64/32 platforms. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission

 $Z_{0} = 50\Omega$   $Z_{0} = 50\Omega$   $Z_{0} = 50\Omega$   $S_{0} = S_{0}$   $S_$ 

FIGURE 4A. LVPECL OUTPUT TERMINATION

lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4B. LVPECL OUTPUT TERMINATION



#### TERMINATION FOR 2.5V LVPECL OUTPUTS

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50Ω to  $V_{\infty}$  - 2V. For  $V_{\infty}$  = 2.5V, the  $V_{\infty}$  - 2V is very close to ground

level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 5C*.




FIGURE 5A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5C. 2.5V LVPECL TERMINATION EXAMPLE



## POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the 843022I-02. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 843022I-02 is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{cc} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC\_MAX</sub> \* I<sub>EE\_MAX</sub> = 3.465V \* 86mA = 298mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair

Total Power (3.465V, with all outputs switching) = 298mW + 30mW = 328mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 74.9°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.328\text{W} * 74.9^{\circ}\text{C/W} = 109.6^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

#### Table 7. Thermal Resistance $\theta_{JA}$ for 16-pin VFQFN, Forced Convection

# θ<sub>JA</sub> by Velocity (Meters per Second) 0 1 2.5 Multi-Layer PCB, JEDEC Standard Test Boards 74.9°C/W 65.5°C/W 58.8°C/W



#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.




FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{cc}$ - 2V.

• For logic high,  $V_{OUT} = V_{OH MAX} = V_{CC MAX} - 0.9V$ 

$$(V_{CC\_MAX} - V_{OH\_MAX}) = 0.9V$$

• For logic low,  $V_{OUT} = V_{OL MAX} = V_{CC MAX} - 1.7V$ 

$$(V_{CC MAX} - V_{OL MAX}) = 1.7V$$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{\text{OH\_MAX}} - (V_{\text{CC\_MAX}} - 2V))/R_{_{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - (V_{\text{CC\_MAX}} - V_{\text{OH\_MAX}}))/R_{_{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd\_L = [(V_{\text{OL\_MAX}} - (V_{\text{CC\_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}))/R_{\text{L}}] * (V_{\text{CC\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = **30mW** 



# **RELIABILITY INFORMATION**

# Table 8. $\theta_{_{JA}} vs.$ Air Flow Table for 16 Lead VFQFN

 $\theta_{\mbox{\tiny JA}}$  at 0 Air Flow (Meters per Second)

0 1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards 74.9°C/W 65.5°C/W 58.8°C/W

#### **TRANSISTOR COUNT**

The transistor count for 843022I-02 is: 1719



#### PACKAGE OUTLINE - K SUFFIX FOR 16 LEAD VFQFN




TABLE 9. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS						
SYMBOL	MINIMUM MAXIMUM					
N	1	6				
Α	0.80	1.0				
A1	0	0.05				
А3	0.25 Reference					
b	0.18	0.30				
е	0.50 E	BASIC				
N <sub>D</sub>	2	1				
N <sub>E</sub>	2	1				
D	3.	.0				
D2	1.0 1.80					
E	3.0					
E2	1.0 1.80					
L	0.30	0.50				

Reference Document: JEDEC Publication 95, MO-220



#### Table 10. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843022AKI-02LF	3l2L	16 Lead "Lead-Free" VFQFN	Tube	-40°C to 85°C
843022AKI-02LFT	3l2L	16 Lead "Lead-Free" VFQFN	Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.



REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change			
Α	T10	8 15	Updated <i>Thermal Release Path</i> section.  Ordering Information Table - corrected marking from 312L to 3I2L.	2/20/08		
А	T5 T7	1 4 7 12	Deleted HiPerClockS references. Crystal Characteristics Table - added note. Deleted application note, LVCMOS to XTAL Interface. Deleted quantity from tape and reel.	10/22/12		
Α		1	Product Discontinuation Notice - Last time buy expires November 2, 2016. PDN# CQ-15-05. Updated data sheet format.			



**Corporate Headquarters** 

6024 Silver Creek Valley Road San Jose, California 95138 Sales

800-345-7015 or +408-284-8200 Fax: 408-284-2775 www.IDT.com Technical Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2015. All rights reserved.