
**DATA SHEET** 

# **General Description**

The ICS843034 is a general purpose, low phase noise LVPECL synthesizer which can generate frequencies for a wide variety of applications. The ICS843034 has a 4:1 input Multiplexer from which the following inputs can be selected: one differential input, one single-ended input, or two crystal oscillators, thus making the device ideal for frequency translation or frequency generation. Each differential LVPECL output pair has an output divider which can be independently set so that two different frequencies can be generated. Additionally, each LVPECL output pair has a dedicated power supply pin so the outputs can run at 3.3V or 2.5V. The ICS843034 also supplies a buffered copy of the test clock or crystal frequency on the single-ended REF\_OUT output pin which can be enabled or disabled, (disabled by default). The output frequency can be programmed using either a serial or parallel programming interface.

The phase jitter of the ICS843034 is less than 1ps RMS, making it suitable for use in Fiber Channel, SONET, and Ethernet applications.

# **Pin Assignment**



#### **Features**

- Dual differential 3.3V LVPECL outputs which can be set independently for either 3.3V or 2.5V
- 4:1 Input Mux:
   One differential input
   One single-ended input
   Two crystal oscillator interfaces
- CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, HCSL
- TEST\_CLK accepts LVCMOS or LVTTL input levels
- Output frequency range: 35MHz to 625MHz
- Crystal input frequency range: 12MHz to 40MHz
- VCO range: 560MHz to 750MHz
- Parallel or serial interface for programming feedback divider and output dividers
- RMS phase jitter at 333.3MHz, using a 22.222MHz crystal (12kHz to 20MHz): 0.91ps (typical)
- Supply voltage modes:


LVPECL outputs Core/ Output 3.3V/ 3.3V 3.3V/ 2.5V

REF\_OUT output Core/ Output 3.3V/ 3.3V

1

- 0°C to 70°C ambient operating temperature
- Industrial temperature available upon request with ePad option
- Lead-free (RoHS 6) packaging

# **Block Diagram**



### **Functional Description**

NOTE: The functional description that follows describes operation using a 25MHz crystal. Valid PLL loop divider values for different crystal or input frequencies are defined in the Input Frequency Characteristics, Table 5, NOTE.

The ICS843034 features a fully integrated PLL and therefore requires no external components for setting the loop bandwidth. A fundamental crystal is used as the input to the on-chip oscillator. The output of the oscillator is fed into the phase detector. A 25MHz crystal provides a 25MHz phase detector reference frequency. The VCO of the PLL operates over a range of 560MHz to 750MHz. The output of the M divider is also applied to the phase detector.

The phase detector and the M divider force the VCO output frequency to be M times the reference frequency by adjusting the VCO control voltage. Note that for some values of M (either too high or too low), the PLL will not achieve lock. The output of the VCO is scaled by a divider prior to being sent to each of the LVPECL output buffers. The divider provides a 50% output duty cycle.

The ICS843034 supports either serial or parallel programming modes to program the M feedback divider and N output divider. *Figure 1* shows the timing diagram for each mode. In parallel mode, the nP\_LOAD input is initially LOW. The data on the M, NA and NB inputs are passed directly to the M divider and both N output dividers. On the LOW-to-HIGH transition of the nP\_LOAD input, the data is latched and the M and N dividers remain loaded until the next LOW transition on nP\_LOAD or until a serial event occurs. As a result, the M and Nx bits can be hardwired to set the M divider and Nx output divider to a specific default state that will automatically occur during power-up. The TEST output is LOW when operating in the parallel

input mode. The relationship between the VCO frequency, the crystal frequency and the M divider is defined as follows:

$$fVCO = fXTAL \times M$$

The M value and the required values of M0 through M8 are shown in Table 3B to program the VCO Frequency Function Table. Valid M values for which the PLL will achieve lock for a 25MHz reference are defined as  $23 \le M \le 30$ . The frequency out is defined as follows:

$$fOUT = \frac{fVCO}{N} = \frac{fXTAL \times M}{N}$$

Serial operation occurs when nP\_LOAD is HIGH and S\_LOAD is LOW. The shift register is loaded by sampling the S\_DATA bits with the rising edge of S\_CLOCK. The contents of the shift register are loaded into the M divider and Nx output divider when S\_LOAD transitions from LOW-to-HIGH. The M divide and Nx output values are latched on the HIGH-to-LOW transition of S\_LOAD. If S\_LOAD is held HIGH, data at the S\_DATA input is passed directly to the M divider and Nx output divider on each rising edge of S\_CLOCK. The serial mode can be used to program the M and Nx bits and test bits T1 and T0. The internal registers T0 and T1 determine the state of the TEST output as follows:

TEST Output	TEST Ou	T0	T1
LOW	LOW	0	0
S_Data, Shift Register Out	_Data, Shift Reo	1	0
Output of M divider	Output of M	0	1
Same frequency as FOUT	ame frequency	1	1




Figure 1. Parallel & Serial Load Operations

# **Pin Description and Pin Characteristic Tables**

**Table 1. Pin Descriptions** 

1.41, 42, 43, 44, 45, 47, 48   MS, MG, MT, MZ, MS, M4, M6, M7   MS   Input   Pullup   Output enable. Controls enabling and disabling of FOUTA0, nFOUTA0   Pullup   Output enable. Controls enabling and disabling of FOUTA0, nFOUTA0   Pullup   Pullup   Output enable. Controls enabling and disabling of FOUTB0, nFOUTB0   Pullup   Pullup   Pullup   Pullup   Output enable. Controls enabling and disabling of FOUTB0, nFOUTB0   Output enable. Controls enabling and disabling of FOUTB0, nFOUTB0   Output enable. Controls enabling and disabling of FOUTB0, nFOUTB0   Output enable. Controls enabling and disabling of FOUTB0, nFOUTB0   Output enable. Controls enabling and disabling of FOUTB0, nFOUTB0   Output enable. Controls enabling and disabling of FOUTB0, nFOUTB0   Output enable. Controls enabling and disabling of FOUTB0, nFOUTB0   Output enable. Controls enabling and disabling of FOUTB0, nFOUTB0   Output enable. Controls enabling and disabling of FOUTB0, nFOUTB0   Pullup	Number	Name	Туре		Description			
2.3 NB0, NB1 Input Pullop Pulloy Pull	43, 44,	M2,M3,	Input	Pulldown	The state of the s			
4 NB2 Input Pulldown  Decret Input Pulldown  OE REF Input Pulldown  Pulldown  Pulldown  OE REF Input Pulldown  Pulldown  OE REF Is HIGH. REF OUT is in high impedance when OE REF is HIGH. REF OUT is in high impedance when OE REF is LOW. OE REF defaults to LOW. LVCMOS/LVTTL interface levels.  OE B Input Pullup Output enable. Controls enabling and disabling of FOUTA0, nFOUTA0 outputs. LVCMOS/LVTTL interface levels.  OLIQUIT enable. Controls enabling and disabling of FOUTB0, nFOUTB0 outputs. LVCMOS/LVTTL interface levels.  Output enable. Controls enabling and disabling of FOUTB0, nFOUTB0 outputs. LVCMOS/LVTTL interface levels.  Output enable. Controls enabling and disabling of FOUTB0, nFOUTB0 outputs. LVCMOS/LVTTL interface levels.  Power Core supply pins.  Pout Input Pullup Pullup Pullup Determines output divider value as defined in Table 3C, Function Table. LVCMOS/LVTTL interface levels.  Negative supply pins.  Test Output Supply pins.  Test output which is Active in the serial mode of operation. Output driven LOW in the parallel mode. LVCMOS/LVTTL interface levels.  FOUTA0, FOUTB0, Output Differential output for the synthesizer. LVPECL interface levels.  To Vcco_A Power Output supply pin for FOUTA0, nFOUTA0.  Differential output pair for the synthesizer. LVPECL interface levels.  Differential output pair for the synthesizer. LVPECL interface levels.  Differential output pair for the synthesizer. LVPECL interface levels.  Differential output pair for the synthesizer. LVPECL interface levels.  Differential output supply pin for FOUTB0. FOUTB0.  Single-ended reference clock output. LVCMOS/LVTTL interface levels.  Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs FOUTX to go low and the inverted outputs on FOUTX to go low and the inverted outputs are enabled. Assertion of Ma does not affect loaded M, Na and T values.  Active High Master Reset. When logic LOW, the internal dividers are reset causing the true outputs FOUTX to go low and the inverted outputs are enabled	46	M5	Input	Pullup				
Output enable. Controls enabling and disabling of REF_OUT output. REF_OUT is enabled when OE_REF is HIGH. REF_OUT is in high impedance when OE_REF is HIGH. REF_OUT is in high impedance when OE_REF is HIGH. REF_OUT is in high impedance when OE_REF is HIGH. REF_OUT is in high impedance when OE_REF is HIGH. REF_OUT is in high impedance when OE_REF is LOW. OE_REF defaults to LOW.    OE_A	2, 3	NB0, NB1	Input	Pullup				
Second Color	4	NB2	Input	Pulldown				
outputs. LVCMOS/LVTTL interface levels.  7 OE_B Input Pullup Outputs. LVCMOS/LVTTL interface levels.  8, 14 V <sub>CC</sub> Power Core supply pins.  9, 10 NA0, NA1 Input Pullup Input Pullup Determines output divider value as defined in Table 3C, Function Table. LVCMOS/LVTTL interface levels.  11 NA2 Input Pulldown Pulldown LVCMOS/LVTTL interface levels.  12, 24 V <sub>EE</sub> Power Negative supply pins.  13 TEST Output Test output which is Active in the serial mode of operation. Output driven LOW in the parallel mode. LVCMOS/LVTTL interface levels.  15, FOUTA0, nFOUTA0 Output Differential output for the synthesizer. LVPECL interface levels.  17 V <sub>CCO_A</sub> Power Output supply pin for FOUTA0, nFOUTA0.  18, FOUTB0, nFOUTB0 Output Differential output pair for the synthesizer. LVPECL interface levels.  20 V <sub>CCO_B</sub> Power Output supply pin for FOUTB0, nFOUTB0.  21 REF_OUT Output Single-ended reference clock output. LVCMOS/LVTTL interface levels.  22 V <sub>CCO_REF</sub> Power Output supply pin for REF_OUT.  23 nc Unused No connect.  Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs FOUTx to go low and the inverted outputs are enabled. Assertion of MR does not affect loaded M, N and T values. LVCMOS/LVTTL interface levels.  25 S_CLOCK Input Pulldown Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  26 S_CLOCK Input Pulldown Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  27 S_DATA Input Pulldown Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.  28 S_LOAD Input Pulldown Pulldown Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.	5	OE_REF	Input	Pulldown	REF_OUT is enabled when OE_REF is HIGH. REF_OUT is in high impedance when OE_REF is LOW. OE_REF defaults to LOW.			
8,14 V <sub>CC</sub> Power Core supply pins.  9,10 NA0, NA1 Input Pullup Determines output divider value as defined in Table 3C, Function Table. LVCMOS/LVTTL interface levels.  11 NA2 Input Pulldown LVCMOS/LVTTL interface levels.  12,24 V <sub>EE</sub> Power Negative supply pins.  13 TEST Output Differential output which is Active in the serial mode of operation. Output driven LOW in the parallel mode. LVCMOS/LVTTL interface levels.  15, FOUTA0, nFOUTA0 Output Differential output for the synthesizer. LVPECL interface levels.  17 V <sub>CCO_A</sub> Power Output supply pin for FOUTA0, nFOUTA0.  18, FOUTB0, nFOUTB0 Output Differential output pair for the synthesizer. LVPECL interface levels.  20 V <sub>CCO_B</sub> Power Output supply pin for FOUTB0, nFOUTB0.  21 REF_OUT Output Single-ended reference clock output. LVCMOS/LVTTL interface levels.  22 V <sub>CCO_REF</sub> Power Output supply pin for REF_OUT.  23 nc Unused No connect.  Active in the serial mode of operation. Output driven LOW in the parallel mode. LVCMOS/LVTTL interface levels.  25 MR Input Pulldown Pulldown Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  26 S_CLOCK Input Pulldown Control transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.	6	OE_A	Input	Pullup				
9, 10 NA0, NA1 Input Pullup Determines output divider value as defined in Table 3C, Function Table.  11 NA2 Input Pulldown LVCMOS/LVTTL interface levels.  12, 24 V <sub>E</sub> Power Negative supply pins.  13 TEST Output Differential output which is Active in the serial mode of operation. Output driven LOW in the parallel mode. LVCMOS/LVTTL interface levels.  15, FOUTA0, nFOUTA0 Output Differential output for the synthesizer. LVPECL interface levels.  17 V <sub>CCO_A</sub> Power Output supply pin for FOUTA0, nFOUTA0.  18, FOUTB0 Output Differential output pair for the synthesizer. LVPECL interface levels.  20 V <sub>CCO_B</sub> Power Output supply pin for FOUTB0, nFOUTB0.  21 REF_OUT Output Single-ended reference clock output. LVCMOS/LVTTL interface levels.  22 V <sub>CCO_REF</sub> Power Output supply pin for REF_OUT.  23 nc Unused No connect.  Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs FOUTx to go low and the inverted outputs nFOUTx to go high. When Logic LOW, the internal dividers and the outputs are enabled. Assertion of MR does not affect loaded M, N and T values. LVCMOS/LVTTL interface levels.  26 S_CLOCK Input Pulldown Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  28 S_DATA Input Pulldown Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.	7	OE_B	Input	Pullup				
11 NA2 Input Pulldown  12,24 V <sub>E</sub> Power  Negative supply pins.  13 TEST  Output  Output  Differential output for the synthesizer. LVPECL interface levels.  15, FOUTA0, nFOUTA0  NFOUTB0  NFOUTB0  Output  Differential output pair for FOUTA0, nFOUTA0.  Differential output pair for the synthesizer. LVPECL interface levels.  16 POUTB0, nFOUTB0  NFOUTB0  NFOUTB0  Power  Output supply pin for FOUTB0, nFOUTB0.  Differential output pair for the synthesizer. LVPECL interface levels.  17 V <sub>CCO_B</sub> Power  Output supply pin for FOUTB0, nFOUTB0.  Differential output pair for the synthesizer. LVPECL interface levels.  Differential output pair for the synthesizer. LVPECL interface levels.  Power  Output supply pin for FOUTB0, nFOUTB0.  Single-ended reference clock output. LVCMOS/LVTTL interface levels.  22 V <sub>CCO_REF</sub> Power  Output supply pin for REF_OUT.  No connect.  Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs FOUTx to go low and the inverted outputs are enabled. Assertion of MR does not affect loaded M, N and T values. LVCMOS/LVTTL interface levels.  26 S_CLOCK Input Pulldown  Pulldown  Pulldown  Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  S_DATA Input Pulldown  Pulldown  Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.	8, 14	V <sub>CC</sub>	Power		Core supply pins.			
12, 24 V <sub>EE</sub> Power Negative supply pins.  13 TEST Output Test output which is Active in the serial mode of operation. Output driven LOW in the parallel mode. LVCMOS/LVTTL interface levels.  15, FOUTA0, nFOUTA0 Output Differential output for the synthesizer. LVPECL interface levels.  17 V <sub>CCO_A</sub> Power Output supply pin for FOUTA0, nFOUTA0.  18, FOUTB0, nFOUTB0 Output Differential output pair for the synthesizer. LVPECL interface levels.  20 V <sub>CCO_B</sub> Power Output supply pin for FOUTB0, nFOUTB0.  21 REF_OUT Output Single-ended reference clock output. LVCMOS/LVTTL interface levels.  22 V <sub>CCO_REF</sub> Power Output supply pin for REF_OUT.  23 nc Unused No connect.  Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs FOUTx to go low and the inverted outputs are enabled. Assertion of MR does not affect loaded M, N and T values. LVCMOS/LVTTL interface levels.  26 S_CLOCK Input Pulldown Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  28 S_DATA Input Pulldown Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.	9, 10	NA0, NA1	Input	Pullup	Determines output divider value as defined in Table 3C, Function Table.			
TEST Output Test output which is Active in the serial mode of operation. Output driven LOW in the parallel mode. LVCMOS/LVTTL interface levels.  15, FOUTA0, nFOUTA0  16 POUTA0  17 VCCO_A Power Output supply pin for FOUTA0, nFOUTA0.  18, FOUTB0, nFOUTB0  19 Power Output supply pin for FOUTA0, nFOUTA0.  20 VCCO_B Power Output supply pin for FOUTB0, nFOUTB0.  21 REF_OUT Output Single-ended reference clock output. LVCMOS/LVTTL interface levels.  22 VCCO_REF Power Output supply pin for REF_OUT.  23 nc Unused No connect.  25 MR Input Pulldown Pulldown Pulldown Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  26 S_DATA Input Pulldown Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.  27 S_DATA Input Pulldown Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.  28 S_LOAD Input Pulldown Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.	11	NA2	Input	Pulldown	LVCMOS/LVTTL interface levels.			
LOW in the parallel mode. LVCMOS/LVTTL interface levels.  15, FOUTA0, nFOUTA0  16 POUTA0  17 VCCO_A  18, FOUTB0, nFOUTB0  19 NFOUTB0  19 Power  Output supply pin for FOUTA0, nFOUTA0.  Differential output pair for the synthesizer. LVPECL interface levels.  20 VCCO_B  20 Power  Output supply pin for FOUTB0, nFOUTB0.  21 REF_OUT  Output  Single-ended reference clock output. LVCMOS/LVTTL interface levels.  22 VCCO_REF  Power  Output supply pin for REF_OUT.  No connect.  Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs FOUTx to go low and the inverted outputs are enabled. Assertion of MR does not affect loaded M, N and T values. LVCMOS/LVTTL interface levels.  26 S_CLOCK  Input  Pulldown  Pulldown  Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.  Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.	12, 24	V <sub>EE</sub>	Power		Negative supply pins.			
16	13	TEST	Output					
18, 19			Output		Differential output for the synthesizer. LVPECL interface levels.			
19 nFOUTBO Output Differential output pair for the synthesizer. LVPECL Interface levels.  20 V <sub>CCO_B</sub> Power Output supply pin for FOUTBO, nFOUTBO.  21 REF_OUT Output Single-ended reference clock output. LVCMOS/LVTTL interface levels.  22 V <sub>CCO_REF</sub> Power Output supply pin for REF_OUT.  23 nc Unused No connect.  Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs FOUTx to go low and the inverted outputs nFOUTx to go high. When Logic LOW, the internal dividers and the outputs are enabled. Assertion of MR does not affect loaded M, N and T values. LVCMOS/LVTTL interface levels.  26 S_CLOCK Input Pulldown Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  27 S_DATA Input Pulldown Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.  28 S_LOAD Input Pulldown Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.	17	V <sub>CCO_A</sub>	Power		Output supply pin for FOUTA0, nFOUTA0.			
21 REF_OUT Output Single-ended reference clock output. LVCMOS/LVTTL interface levels.  22 VCCO_REF Power Output supply pin for REF_OUT.  23 nc Unused No connect.  Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs FOUTx to go low and the inverted outputs nFOUTx to go high. When Logic LOW, the internal dividers and the outputs are enabled. Assertion of MR does not affect loaded M, N and T values. LVCMOS/LVTTL interface levels.  26 S_CLOCK Input Pulldown Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  27 S_DATA Input Pulldown Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  28 S_LOAD Input Pulldown Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.			Output		Differential output pair for the synthesizer. LVPECL interface levels.			
22 V <sub>CCO_REF</sub> Power Output supply pin for REF_OUT.  23 nc Unused No connect.  Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs FOUTx to go low and the inverted outputs nFOUTx to go high. When Logic LOW, the internal dividers and the outputs are enabled. Assertion of MR does not affect loaded M, N and T values. LVCMOS/LVTTL interface levels.  26 S_CLOCK Input Pulldown Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  27 S_DATA Input Pulldown Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  28 S_LOAD Input Pulldown Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.	20	V <sub>CCO_B</sub>	Power		Output supply pin for FOUTB0, nFOUTB0.			
23 nc Unused No connect.  25 MR Input Pulldown Pulldown Pulldown Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  26 S_DATA Input Pulldown Pulldown Pulldown Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.	21	REF_OUT	Output		Single-ended reference clock output. LVCMOS/LVTTL interface levels.			
Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs FOUTx to go low and the inverted outputs nFOUTx to go high. When Logic LOW, the internal dividers and the outputs are enabled. Assertion of MR does not affect loaded M, N and T values. LVCMOS/LVTTL interface levels.  26 S_CLOCK Input Pulldown Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  27 S_DATA Input Pulldown Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  28 S_LOAD Input Pulldown Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.	22	V <sub>CCO_REF</sub>	Power		Output supply pin for REF_OUT.			
25 MR Input Pulldown Causing the true outputs FOUTx to go low and the inverted outputs nFOUTx to go high. When Logic LOW, the internal dividers and the outputs are enabled. Assertion of MR does not affect loaded M, N and T values. LVCMOS/LVTTL interface levels.  26 S_CLOCK Input Pulldown Clocks in serial data present at S_DATA input into the shift register on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  27 S_DATA Input Pulldown Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  28 S_LOAD Input Pulldown Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.	23	nc	Unused		No connect.			
rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  S_DATA  Input  Pulldown  Shift register serial input. Data sampled on the rising edge of S_CLOCK. LVCMOS/LVTTL interface levels.  S_LOAD  Input  Pulldown  Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.	25	MR	Input	Pulldown	causing the true outputs FOUTx to go low and the inverted outputs nFOUTx to go high. When Logic LOW, the internal dividers and the outputs are enabled. Assertion of MR does not affect loaded M, N and T values.			
28 S_LOAD Input Pulldown LVCMOS/LVTTL interface levels.  Controls transition of data from shift register into the dividers. LVCMOS/LVTTL interface levels.	26	S_CLOCK	Input	Pulldown				
28 S_LOAD Imput Pulldowii LVCMOS/LVTTL interface levels.	27	S_DATA	Input	Pulldown				
29 V <sub>CCA</sub> Power Analog supply pin.	28	S_LOAD	Input	Pulldown				
	29	V <sub>CCA</sub>	Power		Analog supply pin.			
30, 31 SEL0, SEL1 Input Pulldown Clock select inputs. LVCMOS/LVTTL interface levels.	30, 31		Input	Pulldown	Clock select inputs. LVCMOS/LVTTL interface levels.			

Number	Name	Ту	ре	Description	
32	TEST_CLK	Input	Pulldown	Single-ended test clock input. LVCMOS/LVTTL interface levels.	
33, 34	XTAL_IN0 XTAL_OUT0	Input		Crystal oscillator interface. XTAL_IN0 is the input, XTAL_OUT0 is the output.	
35, 36	XTAL_IN1 XTAL_OUT1	Input	Input Crystal oscillator interface. XTAL_IN1 is the input, XTAL_OUT output.		
37	CLK	Input	Pulldown	Non-inverting differential clock input.	
38	nCLK	Input	Pullup/ Pulldown	Inverting differential clock input. V <sub>CC</sub> /2 default when left floating.	
39	nP_LOAD	Input	Pulldown	Parallel load input. Determines when data present at M8:M0 is loaded into M divider, and when data present at NA2:NA0 and NB2:NB0 is loaded into the N output dividers. LVCMOS/LVTTL interface levels.	
40	VCO_SEL	Input	Pullup	Determines whether the synthesizer is in PLL or Bypass mode. LVCMOS/LVTTL interface levels.	

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

**Table 2. Pin Characteristics** 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub> Input Capacitance	Input	Control Input Pins			4		pF
	Clock Input Pins			3		pF	
R <sub>PULLUP</sub>	Input Pullup Resistor				51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor				51		kΩ
R <sub>OUT</sub>	Output Impedance	REF_OUT	V <sub>CCO_REF</sub> = 3.3V	5	7	12	Ω

# **Function Tables**

Table 3A. Parallel and Serial Mode Function Table

	Inputs						
MR	nP_LOAD	М	N	S_LOAD	S_CLOCK	S_DATA	Conditions
Н	Х	Х	Х	Х	Х	Х	Reset. Forces outputs LOW.
L	L	Data	Data	Х	Х	X Data on M and N inputs passed directly to the M division and N output divider. TEST output forced LOW.	
L	<b>↑</b>	Data	Data	L	х	Х	Data is latched into input registers and remains loaded until next LOW transition level or until a serial event occurs.
L	Н	Х	Х	L	1	Data	Serial input mode. Shift register is loaded with data on S_DATA on each rising edge of S_CLOCK.
L	Н	Х	Х	1	L	Data	Contents of the shift register are passed to the M divider and N output divider.
L	Н	Χ	Χ	<b>\</b>	L	Data	M divider and N output divider values are latched.
L	Н	Х	Х	L	Х	Х	Parallel or serial input do not affect shift registers.
L	Н	Х	Х	Н	1	Data	S_DATA passed directly to M divider as it is clocked.

NOTE: L = LOW

H = HIGH

X = Don't care

 $\uparrow$  = Rising edge transition  $\downarrow$  = Falling edge transition

Table 3B. Programmable VCO Frequency Function Table

VCO Frequency		256	128	64	32	16	8	4	2	1
(MHz)	M Divide	М8	М7	М6	M5	M4	М3	M2	M1	МО
575	23	0	0	0	0	1	0	1	1	1
700	28	0	0	0	0	1	1	1	0	0
750	30	0	0	0	0	1	1	1	1	0

NOTE 1: These M divide values and the resulting frequencies correspond to a crystal or TEST\_CLK frequency of 25MHz.

Table 3C. Programmable Output Divider Function Table (PLL Enabled)

	Inputs			Output Frequency (MHz)		
*NX2	*NX1	*NX0	N Divider Value	Minimum	Maximum	
0	0	0	1	560	625	
0	0	1	2	280	375	
0	1	0	3	186.66	250	
0	1	1	4 (default)	140	187.5	
1	0	0	5	112	150	
1	0	1	6	93.33	125	
1	1	0	8	70	93.75	
1	1	1	16	35	46.875	

\*NOTE: X denotes Bank A or Bank B.

Table 3D. OE\_REF Function Table

Control Input	Output
OE_REF	REF_OUT
0	High Impedance (default)
1	Enabled

## Table 3E. OE\_A, OE\_B Function Table

Control Inputs	Outputs
OE_A, OE_B	FOUTA0, nFOUTA0 FOUTB0, nFOUTB0
0	Disabled (Hi-Z)
1	Enabled (default)

## Table 3F. SEL0, SEL1 Function Table

Cont	rol Inputs	
SEL1	SEL0	Input
0	0	XTAL_IN0, XTAL_OUT0 (default)
0	1	XTAL_IN1, XTAL_OUT1
1	0	CLK, nCLK
1	1	TEST_CLK

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V
Inputs, V <sub>I</sub>	-0.5V to V <sub>CC</sub> + 0.5V
Outputs, V <sub>O</sub> (LVCMOS)	-0.5V to V <sub>CCO_REF</sub> + 0.5V
Outputs, I <sub>O</sub> (LVPECL) Continuous Current Surge Current	50mA 100mA
Package Thermal Impedance, $\theta_{JA}$	65.7°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

# **DC Electrical Characteristics**

### Table 4A. Power Supply DC Characteristics,

 $V_{CC} = 3.3V \pm 5\%$ ,  $V_{CCO}$  A =  $V_{CCO}$  B =  $3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		V <sub>CC</sub> – 0.18	3.3	V <sub>CC</sub>	V
V <sub>CCO_A,</sub> V <sub>CCO_B,</sub>	Output Cumply Voltage		3.135	3.3	3.465	V
	Output Supply Voltage		2.375	2.5	2.625	V
V <sub>CCO_REF</sub>	Output Supply Voltage	REF_OUT	3.135	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current				188	mA
I <sub>CCA</sub>	Analog Supply Current				18	mA

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{CC} = V_{CCO\_REF} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Vol	tage	V <sub>CC</sub> = 3.3V	2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input Low Volt	age		-0.3		0.8	V
I <sub>IH</sub>	Input High Current	TEST_CLK, MR, M[1:4], M[6:8], Nx2, SEL[1:0], OE_REF, S_CLOCK, S_DATA, S_LOAD, nP_LOAD	V <sub>CC</sub> = V <sub>IN</sub> = 3.465V			150	μА
		OE_A, OE_B, M5, Nx[0:1], VCO_SEL	V <sub>CC</sub> = V <sub>IN</sub> = 3.465V			5	μΑ
I <sub>IL</sub>	Input Low Current	TEST_CLK, MR, M[1:4], M[6:8], Nx2, SEL[1:0], OE_REF, S_CLOCK, S_DATA, S_LOAD, nP_LOAD	V <sub>CC</sub> = 3.465V, V <sub>IN</sub> = 0V	-5			μА
		OE_A, OE_B, M5, Nx[0:1], VCO_SEL	V <sub>CC</sub> = 3.465V, V <sub>IN</sub> = 0V	-150			μΑ
V	Output	TEST; NOTE 1	V <sub>CCO_REF</sub> = 3.3±5%	2.6			V
V <sub>OH</sub>	High Voltage	REF_OUT; NOTE 1	V <sub>CCO_REF</sub> = 3.3±5%	2.5			V
V	Output	TEST; NOTE 1	V <sub>CCO_REF</sub> = 3.3±5%			0.5	V
V <sub>OL</sub>	Low Voltage	REF_OUT; NOTE 1	V <sub>CCO_REF</sub> = 3.3±5%			0.4	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{CCO\_REF}/2$ . See Parameter Measurement Information section. Load Test Circuit diagrams.

### Table 4C. Differential DC Characteristics,

 $V_{CC} = 3.3V \pm 5\%, \ V_{CCO\_A} = V_{CCO\_B} = 3.3V \pm 5\% \ \text{or} \ 2.5V \pm 5\%, \ V_{EE} = 0V, \ T_A = 0^{\circ}C \ \text{to} \ 70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	CLK, nCLK	$V_{CC} = V_{IN} = 3.465V$			150	μA
	Innut Low Current	CLK	V <sub>CC</sub> = 3.465V, V <sub>IN</sub> = 0V	-5			μA
¹IL	Input Low Current	nCLK	V <sub>CC</sub> = 3.465V, V <sub>IN</sub> = 0V	-150			μA
V <sub>PP</sub>	Peak-to-Peak Voltage;	NOTE 1		0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input V NOTE 1, 2	oltage;		V <sub>EE</sub> + 0.5		V <sub>CC</sub> - 0.85	V

NOTE 1:  $V_{\text{IL}}$  should not be less than -0.3V.

NOTE 2: Common mode voltage is defined as VIH

 $\textbf{Table 4D. LVPECL DC Characteristics, } V_{CC} = V_{CCO\_A} = V_{CCO\_B} = 3.3V \pm 5\%, \ V_{EE} = 0V, \ T_A = 0^{\circ}C \ to \ 70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CCO</sub> – 1.4		V <sub>CCO</sub> – 0.9	V
$V_{OL}$	Output Low Voltage NOTE 1		V <sub>CCO</sub> – 2.0		V <sub>CCO</sub> – 1.6	٧
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.5		1.1	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{CCO\_A,\_B} - 2V$ .

Table 4E. LVPECL DC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{CCO\_A} = V_{CCO\_B} = 2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>CCO</sub> – 1.4		V <sub>CCO</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage NOTE 1		V <sub>CCO</sub> - 2.0		V <sub>CCO</sub> – 1.6	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.4		1.1	V

NOTE 1: Outputs terminated with 50 $\Omega$  to  $V_{CCO\_A,\_B}$  – 2V.

### **Table 5. Input Frequency Characteristics,**

 $V_{CC} = 3.3V \pm 5\%$ ,  $V_{CCO\_A} = V_{CCO\_B} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>IN</sub>	Input Frequency	XTAL_IN0, XTAL_OUT0 XTAL_IN1, XTAL_OUT1;		12		40	MHz
	rrequericy	CLK, nCLK, TEST_CLK		12		40	MHz

NOTE 1: For the input crystal and CLK/, nCLK and TEST\_CLK frequency range, the M value must be set for the VCO to operate within the 560MHz to 625MHz range. Using the minimum input frequency of 12MHz, valid values of M are  $47 \le M \le 52$ . Using the maximum input frequency of 40MHz, valid values of M are  $14 \le M \le 15$ . For N = 1, M divider value must result in a VCO frequency  $\le 625$ MHz.

#### **Table 6. Crystal Characteristics**

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		12		40	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Load Capacitance (C <sub>L</sub> )			12	18	pF

## **AC Electrical Characteristics**

Table 7A. AC Characteristics,  $V_{CC} = V_{CCO\_A} = V_{CCO\_B} = V_{CCO\_REF} = 3.3V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequer	псу		35		625	MHz
fjit(Ø)	RMS Phase Jitt NOTE 1, 2	er (Random),	f <sub>OUT</sub> = 333.3MHz, XTAL = 22.222MHz, Integration Range: 12kHz – 20MHz		0.91		ps
tjit(cc)	Cycle-to-Cycle	Jitter; NOTE 3, 4, 6				175	ps
tsk(o)	Output Skew; N	IOTE 2, 4, 5				120	ps
. /.	Output	LVPECL Outputs	20% to 80%	200		700	ps
t <sub>R</sub> / t <sub>F</sub>	Rise/Fall Time	REF_OUT	20% to 80%	200		700	ps
		M, N to nP_LOAD		5			ns
t <sub>S</sub>	Setup Time	S_DATA to S_CLOCK		5			ns
		S_CLOCK to S_LOAD		5			ns
		M, N to nP_LOAD		5			ns
t <sub>H</sub>	Hold Time	S_DATA to S_CLOCK		5			ns
		S_CLOCK to S_LOAD		5			ns
odo	Output Duty Or	alar NOTE 0	N Divider Value ≠ 1	45		55	%
odc	Output Duty Cy	cie; NOTE 2	N Divider Value = 1	35		65	%
t <sub>LOCK</sub>	PLL Lock Time					200	ms

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: See Parameter Measurement Information section.

NOTE 1: Please refer to phase noise plot.

NOTE 2: Characterized with REF\_OUT output disabled.

NOTE 3: Jitter performance using XTAL inputs.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 6: Characterized using worst device configuration.

Table 7B. AC Characteristics,  $V_{CC} = 3.3V \pm 5\%$ ,  $V_{CCO\_A} = V_{CCO\_B} = V_{CCO\_REF} = 2.5V \pm 5\%$ ,  $V_{EE} = 0V$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>OUT</sub>	Output Frequer	су		35		625	MHz
fjit(Ø)	RMS Phase Jitt NOTE 1, 2	er (Random),	f <sub>OUT</sub> = 333.3MHz, XTAL = 22.222MHz, Integration Range: 12kHz – 20MHz		0.91		ps
tjit(cc)	Cycle-to-Cycle	Jitter; NOTE 3, 4, 6				175	ps
tsk(o)	Output Skew; N	IOTE 2, 4, 5				120	ps
+ /+	Output	LVPECL Outputs	20% to 80%	200		700	ps
t <sub>R</sub> / t <sub>F</sub>	Rise/Fall Time	REF_OUT	20% to 80%	200		700	ps
		M, N to nP_LOAD		5			ns
t <sub>S</sub>	Setup Time	S_DATA to S_CLOCK		5			ns
		S_CLOCK to S_LOAD		5			ns
		M, N to nP_LOAD		5			ns
t <sub>H</sub>	Hold Time	S_DATA to S_CLOCK		5			ns
		S_CLOCK to S_LOAD		5			ns
	Outrant Duty Or	ala: NOTE 0	N Divider Value ≠ 1	45		55	%
odc	Output Duty Cy	cie; NOTE 2	N Divider Value = 1	35		65	%
t <sub>LOCK</sub>	PLL Lock Time					200	ms

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: See Parameter Measurement Information section.

NOTE 1: Please refer to phase noise plot.

NOTE 2: Characterized with REF\_OUT output disabled.

NOTE 3: Jitter performance using XTAL inputs.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 5: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.

NOTE 6: Characterized using worst device configuration.


# Typical Phase Noise at 333.3MHz




# **Parameter Measurement Information**




3.3V/3.3V LVPECL Output Load Test Circuit




3.3V/2.5V LVPECL Output Load Test Circuit




3.3V/3.3V LVCMOS Output Load Test Circuit



**Differential Input Levels** 




**RMS Phase Jitter** 




**Output Skew** 

# **Parameter Measurement Information, continued**




POUTX  $t_{PW} \longrightarrow t_{PERIOD}$   $odc = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$ 


**Cycle-to-Cycle Jitter** 



**Differential Output Duty Cycle/Output Pulse Width/Period** 



**Differential Output Rise/Fall Time** 



**PLL Lock Time** 

LVCMOS Output Rise/Fall Time

# **Applications Information**

## **Recommendations for Unused Input and Output Pins**

#### Inputs:

#### **Crystal Inputs**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

### **CLK/nCLK Inputs**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

### **TEST\_CLK Input**

For applications not requiring the use of the test clock, it can be left floating. Though not required, but for additional protection, a  $1 k\Omega$  resistor can be tied from the TEST\_CLK to ground.

#### **LVCMOS Control Pins**

All control pins have internal pullup or pulldown resistors; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **Outputs:**

#### **TEST Output**

The unused TEST output can be left floating. There should be no trace attached.

#### **REF OUT Output**

The unused REF\_OUT output can be left floating. There should be no trace attached.

#### **LVPECL Outputs**

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

### Wiring the Differential Input to Accept Single-Ended Levels

Figure 2 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_1 = V_{CC}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_1$ in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{CC} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_1$  at 1.25V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line

impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however V $_{\rm IL}$  cannot be less than -0.3V and V $_{\rm IH}$  cannot be more than V $_{\rm CC}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 2. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

### **Overdriving the XTAL Interface**

The XTAL\_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL\_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/ns. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. *Figure 3A* shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and changing R2 to  $50\Omega$ . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. Figure 3B shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL\_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.




Figure 3A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 3B. General Diagram for LVPECL Driver to XTAL Input Interface

### 3.3V Differential Clock Input Interface

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, HCSL and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 4A to 4E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples only. Please consult

with the vendor of the driver component to confirm the driver termination requirements. For example, in Figure 4A, the input termination applies for IDT open emitter LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




Figure 4A. CLK/nCLK Input Driven by an IDT Open Emitter LVHSTL Driver




Figure 4C. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 4E. CLK/nCLK Input Driven by a 3.3V LVDS Driver




Figure 4B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver




Figure 4D. CLK/nCLK Input Driven by a 3.3V HCSL Driver

## **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 5A and 5B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 5A. 3.3V LVPECL Output Termination




Figure 5B. 3.3V LVPECL Output Termination

# **Termination for 2.5V LVPECL Outputs**

Figure 6A and Figure 6B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{CCO} = 2V$ . For  $V_{CCO} = 2.5V$ , the  $V_{CCO} = 2V$  is very close to ground

level. The R3 in Figure 6B can be eliminated and the termination is shown in *Figure 6C*.




Figure 6A. 2.5V LVPECL Driver Termination Example




Figure 6B. 2.5V LVPECL Driver Termination Example




Figure 6C. 2.5V LVPECL Driver Termination Example

### **Application Schematic Example**

Figure 7 (next page) shows an example of ICS843034 application schematic. In this example, the device is operated at  $V_{\rm CC} = V_{\rm CCO\_A} = V_{\rm CCO\_B} = V_{\rm CCO\_REF} = 3.3 \text{V}$ . An 18pF parallel resonant 25MHz crystal is used. The load capacitance C1 = 18pF and C2 = 22pF are recommended for frequency accuracy. Depending on the parasitics of the printed circuit board layout, these values might required slight adjustment to optimize the frequency accuracy. Crystals with other load capacitance specifications can be used. This will require adjusting C1 and C2. For this device, the crystal load capacitors are required for proper operation.

As with any high speed analog circuitry, the power supply pins are vulnerable to noise. To achieve optimum jitter performance, power supply isolation is required. The ICS843034 provides separate power supplies to isolate to isolate any high switching noise from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1uF capacitor in each power pin filter should be placed on the device side. The other components can be on the opposite side of the PCB.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component with high amplitude interference is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally general design practice for power plane voltage stability suggests adding bulk capacitances in the general area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set.




Figure 7. ICS843034 Application Schematic

### **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS843034. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS843034 is the sum of the core power plus the power dissipated due to loading. The following is the power dissipation for  $V_{CC} = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated due to loading.

#### **Core and LVPECL Output Power Dissipation**

- Power (core)<sub>MAX</sub> = V<sub>CC\_MAX</sub> \* I<sub>EE\_MAX</sub> = 3.465V \* 188mA = 651.42mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair
   If all outputs are loaded, the total power is 2 \* 32.6mW = 65.2mW

#### **LVCMOS Output Power Dissipation**

• Output Impedance  $R_{OUT}$  Power Dissipation due to Loading  $50\Omega$  to  $V_{CCO\_REF}/2$  Output Current  $I_{OUT} = V_{CCO\_REF} / [2 * (50\Omega + R_{OUT})] = 3.465 V / [2 * (50\Omega + 12\Omega)] =$ **27.94mA** Power (REF\_OUT) =  $R_{OUT}$  \* ( $I_{OUT}$ ) =  $I_{OUT}$  \* (27.94mA) = **9.37mW per output** 

#### **Total Power Dissipation**

- Total Power
  - = Power (core)<sub>MAX</sub> + Power(LVPECL outputs)<sub>MAX</sub> + Power (REF\_OUT)
  - = 651.42mW + 65.2mW + 9.37mW
  - = 725.99mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{\text{JA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 65.7°C/W per Table 8 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.726\text{W} * 65.7^{\circ}\text{C/W} = 117.7^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 8. Thermal Resistance $\theta_{JA}$ for 48-Lead LQFP Forced Convection

	$\theta_{\text{JA}}$ by Velocity		
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	65.7°C/W	55.9°C/W	52.4°C/W

#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 8.




Figure 8. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CCO} - 2V$ .

- For logic high, V<sub>OUT</sub> = V<sub>OH\_MAX</sub> = V<sub>CCO\_MAX</sub> -0.9V
   (V<sub>CCO\_MAX</sub> V<sub>OH\_MAX</sub>) = 0.9V
- For logic low, V<sub>OUT</sub> = V<sub>OL\_MAX</sub> = V<sub>CCO\_MAX</sub> 1.6V
   (V<sub>CCO\_MAX</sub> V<sub>OL\_MAX</sub>) = 1.6V

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH\_MAX} - (V_{CCO\_MAX} - 2V))/R_{L}] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OH\_MAX}))/R_{L}] * (V_{CCO\_MAX} - V_{OH\_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CCO\_MAX} - 2V))/R_L] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OL\_MAX}))/R_L] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - 1.6V)/50\Omega] * 1.6V = \textbf{12.8mW}$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 32.6mW

# **Reliability Information**

# Table 9. $\theta_{\text{JA}}$ vs. Air Flow Table for a 48-Lead $\,$ LQFP $\,$

	$\theta_{\text{JA}}$ vs. Air Flow		
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	65.7°C/W	55.9°C/W	52.4°C/W

### **Transistor Count**

The transistor count for ICS843034 is: 11,748

# **Package Outline and Package Dimensions**

Package Outline - Y Suffix for 48-Lead LQFP




Table 10. Package Dimensions for 48-Lead LQFP

	JEDEC Variation: BBC - HD All Dimensions in Millimeters							
Symbol	Symbol Minimum Nominal Maximum							
N		48						
Α			1.60					
A1	0.05	0.10	0.15					
A2	1.35	1.40	1.45					
b	0.17 0.22 0.27							
С	0.09		0.20					
D&E		9.00 Basic						
D1 & E1		7.00 Basic						
D2 & E2		5.50 Ref.						
е		0.5 Basic						
L	0.45 0.60 0.75							
θ	0°	0° 7°						
ccc			0.08					

Reference Document: JEDEC Publication 95, MS-026

# **Ordering Information**

# **Table 12. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843034CYLF	ICS843034CYL	"Lead-Free" 48-Lead LQFP	Tray	0°C to 70°C
843034CYLFT	ICS843034CYL	"Lead-Free" 48-Lead LQFP	Tape & Reel	0°C to 70°C

# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
В		1	Corrected General Description: changed reference clock to test clock; and changed REF_CLK to REF_OUT. Deleted last paragraph.	
		1	Features: corrected Supply Voltage bullet from REF_CLK output to REF_OUT output.	
		2	Block Diagram - swapped SEL1 and SEL0 pins; changed REF_CLK to TEST_CLK.	
	T1	4	Pin Description Table - Pin 5, corrected description to read REF_OUT from REF_CLK; Pin 21, corrected pin name from REF_CLK to REF_OUT.	11/6/13
	Т3	5	Pin Characteristics Table - CIN row, added Clock Input Pin row; R <sub>OUT</sub> row, corrected pin name from REF_CLK to REF_OUT.	
	ТЗВ	6	Programmable VCO Frequency Function Table - deleted blank rows. changed VCO Frequency from 700 to 600 and M Divide from 28 to 24 (updated row for M2 column); changed VCO Frequency from 750 to 625 and M Divide from 30 to 25 (updated rows for M2:M1 columns).	
	T3C	7	Programmable Output Divider Function Table - corrected Output Frequency Maximum column.	
	T3F	8	SEL0, SEL1 Function Table - corrected Headings, changed from SEL 0 / SEL1 to SEL 1 /SEL0 Input Column - swapped 2nd and 3rd rows.	
	T4A	9	Power Supply DC Characteristics Table - changed V <sub>CCO_REF</sub> test condition from REF_CLK to REF_OUT.	
	T4B	9	LVCMOS DC Characteristic Table - V <sub>OH</sub> / V <sub>OL</sub> rows - changed REF_CLK to REF_OUT.	
	T5	10	Input Frequency Characteristics Table - f <sub>IN</sub> parameter - deleted S_CLOCK row; deleted Rise/Fall Time parameters.	
	T6	10	Crystal Characteristics - added Load Capacitance parameter.	
	T7A, T7B	11 - 12	AC Characteristic Tables - Output Rise/Fall Time, changed REF_CLK to REF_OUT; Output Duty Cycle parameter - changed specs from 40% - 60% to 35% - 65%; PLL Lock Time parameter - change spec from 100ms to 200ms; Note 2 changed REF_CLK to REF_OUT.	
		14 - 15	Parameter Measurement Information - corrected 3.3V/2.5V LVPECL Output Load Test Circuit Diagram. Added differential Input Levels, RMS Phase Jitter, Cycle-to-Cycle Jitter and PLL Lock Time diagrams. LVCMOS Output Rise/Fall Time diagram corrected label from changed REF_CLK to REF_OUT	
			Applications Section -	
		16	Recommendations for Unused Input & Output Pins - added CLK, nCLK input section and changed Output section.	
		17	Updated Wiring the Differential Input to Accept Single-Ended Levels.	
		18	Updated Wiring the Differential Input to Accept Single-Ended Levels.	
		22 - 23	Updated Schematic Application Note.	
		24	Power Considerations, corrected LVCMOS Output Power Dissipation and calculation.	
В	F1 T3B	1 3 3 3 6	Features: Changed VCO range from 625MHz to 750MHz. Functional Description, 2nd paragraph: Changed VCO range from 625MHz to 750MHz. Functional Description, 5th paragraph: Changed $23 \le M \le 25$ to $23 \le M \le 30$ . Replaced Figure 1. Updated Table for VCO Frequencies 700MHz, 750MHz.	2/5/2014
	T3C	6	Updated Output Frequency Maximum column.	

# We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138 Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT **Technical Support Sales** 

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT's products for any particular purpose.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third

Copyright 2014. All rights reserved.