

## GENERAL DESCRIPTION

The 843251I-12 is a 10Gb Ethernet Clock Generator. The 843251I-12 uses an 18pF parallel resonant crystal over the range of 23.2MHz - 30MHz. For Ethernet applications, a 25MHz crystal is used. The 843251I-12 uses IDT's 3<sup>rd</sup> generation low phase noise VCO technology, and can achieve <1ps rms phase jitter performance over the 1.875MHz - 20MHz integration range. The 843251I-12 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


### **FEATURES**

- One Differential LVPECL output
- Crystal oscillator interface, 18pF parallel resonant crystal (23.2MHz - 30MHz)
- Output frequency range: 290MHz 750MHz
- VCO range: 580MHz 750MHz
- RMS phase jitter @ 312.5MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.36ps (typical)
- 3.3V or 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package


#### **COMMON CONFIGURATION TABLE**

	Inp	outs			Output Frequency
Crystal Frequency (MHz)	FREQ_SEL	М	N	Multiplication Value M/N	(MHz)
25	1	25	1	25	625
25	0	25	2	12.5	312.5

## **BLOCK DIAGRAM**



## PIN ASSIGNMENT



843251I-12

**8-Lead TSSOP**4.4mm x 3.0mm x 0.925mm package body **G Package**Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	V <sub>CCA</sub>	Power		Analog supply pin.
2	V	Power		Negative supply pin.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	FREQ_SEL	Input	Pulldown	Frequency select pin. LVCMOS/LVTTL interface levels.
6, 7	nQ, Q	Output		Differential clock outputs. LVPECL interface levels.
8	V <sub>cc</sub>	Power		Core supply pin.

NOTE: *Pulldown* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C	Input Capacitance			4		pF
R	Input Pulldown Resistor			51		kΩ



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>cc</sub>

-0.5V to  $V_{cc}$  + 0.5V Inputs, V

Outputs, I Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{la}$ 129.5°C/W (0 mps) Storage Temperature,  $T_{stg}$ -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{cc} = 3.3V \pm 5\%$ ,  $V_{ee} = 0V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		V <sub>cc</sub> – 0.10	3.3	V <sub>cc</sub>	V
I <sub>EE</sub>	Power Supply Current				83	mA
CCA	Analog Supply Current				10	mA

Table 3B. Power Supply DC Characteristics,  $V_{CC} = 2.5V \pm 5\%$ ,  $V_{FF} = 0V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		2.375	2.5	2.625	V
V <sub>CCA</sub>	Analog Supply Voltage		V <sub>cc</sub> - 0.08	2.5	V <sub>cc</sub>	V
I <sub>EE</sub>	Power Supply Current				78	mA
CCA	Analog Supply Current				8	mA

Table 3C. LVCMOS/LVTTL DC Characteristics,  $V_{cc} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $V_{ee} = 0V$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage	$V_{cc} = 3.3V$	2		V <sub>cc</sub> + 0.3	V
V IH	Imput riigir voitage	$V_{cc} = 2.5V$	1.7		V <sub>cc</sub> + 0.3	V
V	Input Low Voltage	V <sub>cc</sub> = 3.3V	-0.3		0.8	V
V <sub>IL</sub>	Imput Low voltage	V <sub>cc</sub> = 2.5V	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	$V_{cc} = V_{iN} = 3.465 V \text{ or } 2.625 V$			150	μΑ
I	Input Low Current	$V_{cc} = 3.465V \text{ or } 2.625V, V_{in} = 0V$	-5			μΑ



Table 3D. LVPECL DC Characteristics,  $V_{cc} = 3.3V \pm 5\%$ ,  $V_{ee} = 0V$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.7	V
V	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with  $50\Omega$  to V  $_{\mbox{\tiny CC}}$  - 2V.

Table 3E. LVPECL DC Characteristics,  $V_{cc} = 2.5V \pm 5\%$ ,  $V_{ee} = 0V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cc</sub> - 1.4		V <sub>cc</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cc</sub> - 2.0		V <sub>cc</sub> - 1.5	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.4		1.0	V

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{cc}$  - 2V.

#### TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	undamental		
Frequency		23.2		30	MHz
Equivalent Series Resistance (ESR)				40	Ω
Shunt Capacitance				7	pF

NOTE: It is not recommended to overdrive the crystal input with an external clock.

Table 5A. AC Characteristics,  $V_{cc} = 3.3V \pm 5\%$ ,  $V_{ee} = 0V$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Output Fraguency	FREQ_SEL = 0		312.5		MHz
ОПТ	Output Frequency	FREQ_SEL = 1		625		MHz
tjit(Ø)	RMS Phase Jitter ( Random); NOTE 1	312.5MHz @ Integration Range: 1.875MHz - 20MHz		0.36		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	100		600	ps
odc	Output Duty Cycle		47		53	%

NOTE 1: Refer to the Phase Noise Plots following this section.


Table 5B. AC Characteristics,  $V_{cc} = 2.5V \pm 5\%$ ,  $V_{ee} = 0V$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f	Output Frequency	FREQ_SEL = 0		312.5		MHz
OUT	Output Frequency	FREQ_SEL = 1		625		MHz
<i>t</i> jit(Ø)	RMS Phase Jitter ( Random); NOTE 1	312.5MHz @ Integration Range: 1.875MHz - 20MHz		0.38		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	100		600	ps
odc	Output Duty Cycle		45		55	%

NOTE 1: Refer to the Phase Noise Plots following this section.





# Typical Phase Noise at 312.5MHz (3.3V)






# PARAMETER MEASUREMENT INFORMATION






### LVPECL 3.3V OUTPUT LOAD AC TEST CIRCUIT


LVPECL 2.5V OUTPUT LOAD AC TEST CIRCUIT





## RMS PHASE JITTER

## OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



## OUTPUT RISE/FALL TIME



## **APPLICATION INFORMATION**

### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 843251I-12 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{_{\rm CC}}$  and  $V_{_{\rm CCA}}$  should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic V $_{_{\rm CCA}}$  pin and also shows that V $_{_{\rm CCA}}$  requires that an additional10 $\Omega$  resistor along with a 10µF bypass capacitor be connected to the V $_{_{\rm CCA}}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

### CRYSTAL INPUT INTERFACE

The 843251I-12 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in Figure 2 below were determined using a 25MHz, 18pF parallel resonant crystal and

were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




FIGURE 2. CRYSTAL INPUT INTERFACE



### TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission

lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 4A and 4B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4A. LVPECL OUTPUT TERMINATION




FIGURE 4B. LVPECL OUTPUT TERMINATION



## **TERMINATION FOR 2.5V LVPECL OUTPUTS**

Figure 5A and Figure 5B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 $\Omega$  to V<sub>cc</sub> - 2V. For V<sub>cc</sub> = 2.5V, the V<sub>cc</sub> - 2V is very close to ground

level. The R3 in Figure 5B can be eliminated and the termination is shown in *Figure 5C*.




FIGURE 5A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 5C. 2.5V LVPECL TERMINATION EXAMPLE



### SCHEMATIC EXAMPLE

Figure 6 shows an example of 843251I-12 application schematic. In this example, the device is operated at  $V_{\rm cc}=3.3V$ . The 18pF parallel resonant 25MHz crystal is used. The C1 = 27pF and C2 = 27pF are recommended for frequency accuracy. For different board layout,

the C1 and C2 may be slightly adjusted for optimizing frequency accuracy. Two examples of LVPECL terminations are shown in this schematic. Additional termination approaches are shown in the LVPECL Termination Application Note.




FIGURE 6. 8432511-12 SCHEMATIC EXAMPLE



## Power Considerations

This section provides information on power dissipation and junction temperature for the 843251I-12. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 843251I-12 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{co} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

**NOTE:** Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> =  $V_{CC,MAX} * I_{EE,MAX} = 3.465V * 83mA = 287.60mW$
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair

Total Power (3.465V, with all outputs switching) = 287.60mW + 30mW = 317.60mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta$  must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 125.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.318\text{W} * 125.5^{\circ}\text{C/W} = 124.9^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

### Table 6. Thermal Resistance $\theta_{\text{JA}}$ for 8-pin TSSOP, Forced Convection

## $\theta_{JA}$ by Velocity (Meters per Second)

0 1

2.5 Multi-Layer PCB, JEDEC Standard Test Boards 129.5°C/W 125.5°C/W 123.5°C/W



#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 7.




FIGURE 7. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{cc}$  – 2V.

• For logic high, 
$$V_{OUT} = V_{OH MAX} = V_{CC MAX} - 0.9V$$

$$(V_{CC MAX} - V_{OH MAX}) = 0.9V$$

• For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} - 1.7V$ 

$$(V_{CC MAX} - V_{OL MAX}) = 1.7V$$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{\text{oh\_MAX}} - (V_{\text{cc\_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{cc\_MAX}} - V_{\text{oh\_MAX}}) = [(2V - (V_{\text{cc\_MAX}} - V_{\text{oh\_MAX}}))/R_{\text{L}}] * (V_{\text{cc\_MAX}} - V_{\text{oh\_MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = \textbf{19.8mW}$$

$$Pd\_L = [(V_{\text{ol_max}} - (V_{\text{co_max}} - 2V))/R_{\text{l}}] * (V_{\text{co_max}} - V_{\text{ol_max}}) = [(2V - (V_{\text{co_max}} - V_{\text{ol_max}}))/R_{\text{l}}] * (V_{\text{co_max}} - V_{\text{ol_max}}) = [(2V - 1.7V)/50\Omega] * 1.7V = \textbf{10.2mW}$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW



## **RELIABILITY INFORMATION**

Table 7.  $\theta_{_{JA}} \text{vs. Air Flow Table for 8 Lead TSSOP}$ 

## $\theta_{\text{JA}}$ by Velocity (Meters per Second)

 0
 1
 2.5

 Multi-Layer PCB, JEDEC Standard Test Boards
 129.5°C/W
 125.5°C/W
 123.5°C/W

#### **TRANSISTOR COUNT**

The transistor count for 843251I-12 is: 2395

## PACKAGE OUTLINE AND DIMENSIONS

### PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

OVMDOL	Millin	neters	
SYMBOL	Minimum	Maximum	
N	1	3	
Α		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	2.90	3.10	
E	6.40 E	BASIC	
E1	4.30	4.50	
е	0.65 E	BASIC	
L	0.45	0.75	
α	0° 8°		
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153



## Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843251BGI-12LF	BI12L	8 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
843251BGI-12LFT	BI12L	8 Lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C



REVISION HISTORY SHEET					
Rev	Table	Page	age Description of Change		
		1	Deleted HiPerClockS references.	1	
	T4 4	4	Crystal Characteristics Table - added note.	11/0/10	
Α	8	Deleted application note, LVCMOS to XTAL Interface.	11/2/12		
	Т9	14	Deleted quantity from tape and reel.		
А	T9	14	Remove ICS from part numbers where needed.  Ordering Information - Deleted LF note below the table.	1/19/16	
		Updated data sheet header and footer.			





Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA www.IDT.com

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales Tech Support www.idt.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.

Copyright ©2016 Integrated Device Technology, Inc. All rights reserved

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

IDT (Integrated Device Technology): 843251BGI-12LF 843251BGI-12LFT