

# FEMTOCLOCKS™ CRYSTAL-TO-LVDS CLOCK GENERATOR

## ICS844001

## GENERAL DESCRIPTION



The ICS844001 is a Fibre Channel Clock Generator and a member of the HiPerClocks<sup>™</sup> family of high performance devices from IDT. The ICS844001 uses an 18pF parallel resonant crystal over the range of 20.4MHz - 28.3MHz. For Fibre Channel

applications, a 26.5625MHz crystal is used. The frequency select pin allows the device to generate either 106.25MHz or 212.5MHz from a 26.5625MHz crystal. To generate 187.5MHz for 12Gb Ethernet, a 23.4375MHz crystal is used. The ICS844001 uses IDT's 3<sup>rd</sup> generation low phase noise VCO technology and can achieve <1ps typical rms phase jitter, easily meeting Fibre Channel and Ethernet jitter requirements. The ICS844001 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


## **FEATURES**

- One Differential LVDS output
- Crystal oscillator interface, 18pF parallel resonant crystal (20.4MHz - 28.3MHz)
- Output frequency range: 81.66MHz 226.66MHz
- VCO range: 490MHz 680MHz
- RMS phase jitter @ 106.25MHz, using a 26.5625MHz crystal (637kHz - 10MHz): 0.74ps (typical)
- 3.3V or 2.5V operating supply
- 0°C to 70°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages


#### COMMON CONFIGURATION TABLE - FIBRE CHANNEL, 12Gb ETHERNET

	Inputs						
Crystal Frequency (MHz)	FREQ_SEL	М	N	Multiplication Value M/N	Output Frequency (MHz)		
26.5625	1	24	6	4	106.25		
26.5625	0	24	3	8	212.5		
23.4375	0	24	3	8	187.5		

## **BLOCK DIAGRAM**



## PIN ASSIGNMENT



## ICS844001

8-Lead TSSOP
4.40mm x 3.0mm x 0.925mm
package body
G Package
Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
2	GND	Power		Power supply ground.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	FREQ_SEL	Input	Pullup	Frequency select pin.
6, 7	nQ, Q	Output		Differential clock outputs. LVDS interface levels.
8	V <sub>DD</sub>	Power		Core supply pin.

NOTE: *Pullup* refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		рF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_i$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs, I<sub>o</sub> (LVDS)

Continuous Current 10mA Surge Current 15mA

Package Thermal Impedance,  $\theta_{JA}$  101.7°C/W (0 mps)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ ,  $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}$	Analog Supply Voltage		V <sub>DD</sub> - 0.12	3.3	$V_{_{ m DD}}$	V
I <sub>DD</sub>	Power Supply Current				115	mA
I <sub>DDA</sub>	Analog Supply Current				12	mA

Table 3B. Power Supply DC Characteristics,  $V_{DD} = V_{DDA} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		2.375	2.5	2.625	٧
V <sub>DDA</sub>	Analog Supply Voltage		V <sub>DD</sub> - 0.12	2.5	V <sub>DD</sub>	V
I <sub>DD</sub>	Power Supply Current				110	mA
I <sub>DDA</sub>	Analog Supply Current				12	mA

Table 3C. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ ,  $TA = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		$V_{DD} = 3.3V$	2		$V_{DD} + 0.3$	V
V <sub>IH</sub>	Imput riigir voitage		$V_{DD} = 2.5V$	1.7		$V_{DD} + 0.3$	V
V	Input Low Voltage		$V_{DD} = 3.3V$	-0.3		0.8	V
V <sub>IL</sub>	Input Low Voltage		$V_{DD} = 2.5V$	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	FREQ_SEL	$V_{DD} = V_{IN} = 3.465 \text{V or } 2.625 \text{V}$			5	μΑ
I <sub>IL</sub>	Input Low Current	FREQ_SEL	$V_{DD} = 3.465 \text{V or } 2.625 \text{V}, V_{IN} = 0 \text{V}$	-150			μΑ

Table 3D. LVDS DC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage		350	415	480	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				50	mV
V <sub>os</sub>	Offset Voltage		1.225	1.325	1.425	V
ΔV <sub>os</sub>	V <sub>os</sub> Magnitude Change				50	mV

NOTE: Please refer to Parameter Measurement Information for output information.

Table 3E. LVDS DC Characteristics,  $V_{DD} = V_{DDA} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage		300	390	480	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				50	mV
V <sub>os</sub>	Offset Voltage		1.0	1.2	1.325	V
ΔV <sub>os</sub>	V <sub>os</sub> Magnitude Change				50	mV

NOTE: Please refer to Parameter Measurement Information for output information.

TABLE 4. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		F	undamenta		
Frequency		20.4		28.3	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

Table 5A. AC Characteristics,  $V_{DD} = V_{DDA} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency		81.66		226.66	MHz
		106.25MHz @ Integration Range: 637kHz - 10MHz		0.74		ps
<i>t</i> jit(Ø)	RMS Phase Jitter ( Random); NOTE 1	187.5MHz @ Integration Range: 637kHz - 10MHz		0.48		ps
		212.5MHz @ Integration Range: 637kHz - 10MHz		0.70		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	175		500	ps
odc	Output Duty Cycle	FREQ_SEL = 1	48		52	%
ouc	Output Duty Cycle	FREQ_SEL = 0	45		55	%


NOTE 1: Please refer to the Phase Noise Plots following this section.

Table 5B. AC Characteristics,  $V_{DD} = V_{DDA} = 2.5V \pm 5\%, T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency		81.66		226.66	MHz
		106.25MHz @ Integration Range: 637kHz - 10MHz		0.97		ps
<i>t</i> jit(Ø)	RMS Phase Jitter ( Random); NOTE 1	187.5MHz @ Integration Range: 637kHz - 10MHz		0.58		ps
		212.5MHz @ Integration Range: 637kHz - 10MHz		0.95		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	175		500	ps
odc	Output Duty Cycle	FREQ_SEL = 1	48		52	%
ouc	Output Duty Cycle	FREQ_SEL = 0	45		55	%


NOTE 1: Please refer to the Phase Noise Plots following this section.

## Typical Phase Noise at 106.25MHz @3.3V




OFFSET FREQUENCY (Hz)

## Typical Phase Noise at 212.5MHz @3.3V




OFFSET FREQUENCY (Hz)


# PARAMETER MEASUREMENT INFORMATION




LVDS 3.3V OUTPUT LOAD AC TEST CIRCUIT




LVDS 2.5V OUTPUT LOAD AC TEST CIRCUIT




**RMS PHASE JITTER** 




#### **OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD**



OUTPUT RISE/FALL TIME



**OFFSET VOLTAGE SETUP** 



## APPLICATION INFORMATION

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. The ICS844001 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\text{DD}}$  and  $V_{\text{DDA}}$  should be individually connected to the power supply plane through vias, and bypass capacitors should be used for each pin. To achieve optimum jitter performance, power supply isolation is required. Figure 1 illustrates how a  $10\Omega$  resistor along with a  $10\mu\text{F}$  and a  $.01\mu\text{F}$  bypass capacitor should be connected to each  $V_{\text{DDA}}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

#### **CRYSTAL INPUT INTERFACE**

The ICS844001 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using a 26.5625MHz, 18pF

parallel resonant crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.




Figure 2. CRYSTAL INPUT INTERFACE

## LVCMOS TO XTAL INTERFACE

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

## 3.3V, 2.5V LVDS Driver Termination

A general LVDS interface is shown in Figure 4. In a  $100\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of  $100\Omega$  across near

the receiver input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 4. TYPICAL LVDS DRIVER TERMINATION

## POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS844001. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS844001 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{\text{\tiny IA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>a</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{\text{\tiny M}}$  must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 90.5°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is: 70°C + 0.440W \*90.5°C/W = 109.8°C. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

## Table 6. Thermal Resistance $\theta_{i,k}$ for 8-Pin TSSOP, Forced Convection

## $\theta_{M}$ by Velocity (Meters per Second)

 0
 1
 2.5

 Multi-Layer PCB, JEDEC Standard Test Boards
 101.7°C/W
 90.5°C/W
 89.8°C/W

# RELIABILITY INFORMATION

Table 7.  $\theta_{_{\mathrm{JA}}}$ vs. Air Flow Table for 8 Lead TSSOP

 $\boldsymbol{\theta}_{_{JA}}$  by Velocity (Meters per Second)

2.5 Multi-Layer PCB, JEDEC Standard Test Boards 101.7°C/W 90.5°C/W 89.8°C/W

NOTE: An airflow of 1 meter per second is strongly recommended.

## TRANSISTOR COUNT

The transistor count for ICS844001 is: 2533

## PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWIBOL	Minimum	Maximum
N		8
А		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
С	0.09	0.20
D	2.90	3.10
E	6.40 E	BASIC
E1	4.30	4.50
е	0.65 E	BASIC
L	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS844001AG	4001A	8 lead TSSOP	tube	0°C to 70°C
ICS844001AGT	4001A	8 lead TSSOP	2500 tape & reel	0°C to 70°C
ICS844001AGLF	001AL	8 lead "Lead-Free" TSSOP	tube	0°C to 70°C
ICS844001AGLFT	001AL	8 lead "Lead-Free" TSSOP	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# Innovate with IDT and accelerate your future networks. Contact:

# www.IDT.com

## **For Sales**

800-345-7015 408-284-8200 Fax: 408-284-2775

## For Tech Support

netcom@idt.com 480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

#### Europe

IDT Europe, Limited 321 Kingston Road Leatherhead, Surrey KT22 7TU England +44 (0) 1372 363 339 Fax: +44 (0) 1372 378851

