DATA SHEET

General Description

The ICS844011 is a Fibre Channel Clock Generator. The ICS844011 uses an 18pF parallel resonant crystal. For Fibre Channel applications, a 26.5625MHz crystal is used. The ICS844011 has excellent <1ps phase jitter performance, over the 637kHz - 10MHz integration range. The ICS844011 is packaged in a small 8-pin TSSOP, making it ideal for use in systems with limited board space.


Features

- · One differential LVDS clock output pair
- Crystal interface designed for 18pF parallel resonant crystals
- VCO range: 490MHz 680MHz
- RMS phase jitter @ 106.25MHz, using a 26.5625MHz crystal (637kHz - 10MHz): 0.97ps (typical)
- RMS phase jitter @ 100MHz, (637kHz 10MHz): 0.77ps (typical)
- Full 3.3V or 2.5V operating supply
- Available in lead-free (RoHS 6) package
- 0°C to 70°C ambient operating temperature


Common Configuration Table – Fibre Channel

Crystal Frequency (MHz)	M	N	Multiplication Value M/N	Output Frequency (MHz)
26.5625	24	6	4	106.25
25	24	6	4	100

Block Diagram



Pin Assignment



Top View

Pin Description and Characteristic Tables

Table 1. Pin Descriptions

Number	Name	Т	уре	Description
1	V_{DDA}	Power		Analog power supply.
2	GND	Power		Power supply ground.
3, 4	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.
5	OE	Input	Pullup	Output enable pin. LVCMOS/LVTTL interface levels.
6, 7	nQ, Q	Output		Differential clock output. LVDS interface levels.
8	V_{DD}	Power		Core supply pin.

NOTE: Pullup refers to an internal input resistor. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ

Function Table

Table 3. OE Control Function Table

Input	
OE	Output Enable
0	Output Q, nQ pair is disabled in high-impedance state.
1 (default)	Output Q, nQ is enabled.

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{DD}	4.6V
Inputs, V _I XTAL_IN Other Input	0V to V _{DD} -0.5V to V _{DD} + 0.5V
Outputs, I _O Continuous Current Surge Current	10mA 15mA
Package Thermal Impedance, θ_{JA}	129.5°C/W (0 mps)
Storage Temperature, T _{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, V_{DD} = 3.3V±5%, T_A = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDA}	Analog Supply Voltage		V _{DD} – 0.12	3.3	V_{DD}	V
I _{DD}	Power Supply Current				108	mA
I _{DDA}	Analog Supply Current				12	mA

Table 4B. Power Supply DC Characteristics, V_{DD} = 2.5V±5%, T_A = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		2.375	2.5	2.625	V
V_{DDA}	Analog Supply Voltage		V _{DD} – 0.12	2.5	V_{DD}	V
I _{DD}	Power Supply Current				102	mA
I _{DDA}	Analog Supply Current				12	mA

Table 4C. LVCMOS/LVTTL Input DC Characteristics, $V_{\rm DD}$ = 3.3V±5% or 2.5V±5%, $T_{\rm A}$ = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
,,	/ _{IH} Input High Voltage		V _{DD} = 3.3V	2		V _{DD} + 0.3	V
VIH			V _{DD} = 2.5V	1.7		V _{DD} + 0.3	V
V	Input Low Voltage		V _{DD} = 3.3V	-0.3		0.8	V
V _{IL}			V _{DD} = 2.5V	-0.3		0.7	V
I _{IH}	Input High Current	OE	V _{DD} = V _{IN} = 3.465V or 2.625V			5	μΑ
I _{IL}	Input Low Current	OE	V _{DD} = 3.465V or 2.625V, V _{IN} = 0V	-150			μA

Table 4D. LVDS DC Characteristics, V_{DD} = 3.3V±5%, T_A = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage		250	350	450	mV
ΔV_{OD}	V _{OD} Magnitude Change				50	mV
V _{OS}	Offset Voltage		1.1	1.3	1.5	V
ΔV _{OS}	V _{OS} Magnitude Change				50	mV

Table 4E. LVDS DC Characteristics, V_{DD} = 2.5V±5%, T_A = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OD}	Differential Output Voltage		250	350	450	mV
ΔV _{OD}	V _{OD} Magnitude Change				50	mV
V _{OS}	Offset Voltage		0.9	1.2	1.5	V
ΔV _{OS}	V _{OS} Magnitude Change				50	mV

Table 5. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		25		26.5625	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

AC Characteristics

Table 6A. AC Characteristics, V_{DD} = 3.3V±5%, T_A = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{OUT}	Output Frequency		100		106.25	MHz
	RMS Phase Jitter (Random);	106.25MHz, Integration Range: 637kHz – 10MHz		0.97		ps
fjit(Ø)	NOTE 1	100MHz, Integration Range: 637kHz – 10MHz		0.77		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	150		400	ps
odc	Output Duty Cycle		48		52	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


NOTE 1: Please refer to the phase noise plot.

Table 6B. AC Characteristics, V_{DD} = 2.5V±5%, T_A = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{OUT}	Output Frequency		100		106.25	MHz
tjit(∅)	RMS Phase Jitter (Random)	106.25MHz, Integration Range: 637kHz – 10MHz		1.26		ps
		100MHz, Integration Range: 637kHz – 10MHz		0.98		ps
t _R / t _F	Output Rise/Fall Time	20% to 80%	150		400	ps
odc	Output Duty Cycle		48		52	%


NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

Typical Phase Noise at 106.25MHz (3.3V)




Offset Frequency (Hz)


Parameter Measurement Information




3.3V LVDS Output Load Test Circuit




Output Duty Cycle/Pulse Width/Period




Differential Output Voltage Setup




Output Rise/Fall Time



2.5V LVDS Output Load Test Circuit



RMS Phase Jitter



Offset Voltage Setup

Applications Information

Overdriving the XTAL Interface

The XTAL_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/nS. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. Figure 1A shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100Ω . This can also be accomplished by removing R1 and changing R2 to 50Ω . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. Figure 1B shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.




Figure 1A. General Diagram for LVCMOS Driver to XTAL Input Interface





Figure 1B. General Diagram for LVPECL Driver to XTAL Input Interface

LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90Ω and 132Ω . The actual value should be selected to match the differential impedance (Z_0) of your transmission line. A typical point-to-point LVDS design uses a 100Ω parallel resistor at the receiver and a 100Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

standard termination schematic as shown in *Figure 2A* can be used with either type of output structure. *Figure 2B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.



Schematic Layout

Figure 3 shows an example of ICS844011 application schematic in which the device is operated at $V_{DD} = 3.3V$. The schematic example focuses on functional connections and is intended as an example only and may not represent the exact user configuration. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set. For example OE can be configured from an FPGA instead of set with pull up and pull down resistors as shown.

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise, so to achieve optimum jitter performance isolation of the V_{DD} pin from power supply is required. In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB

as close to the power pins as possible. If space is limited, the 0.1uF capacitor on the VDD pin must be placed on the device side with direct return to the ground plane though vias. The remaining filter components can be on the opposite side of the PCB.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supply frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitances in the local area of all devices.




Figure 3. ICS844011 Application Schematic

Power Considerations

This section provides information on power dissipation and junction temperature for the ICS844011. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS844011 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

Power (core)_{MAX} = V_{DD MAX} * (I_{DD MAX} + I_{DDA MAX}) = 3.465V * (108mA + 12mA) = 415.8mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 129.5°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.416\text{W} * 129.5^{\circ}\text{C/W} = 123.9^{\circ}\text{C}$. This is below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 7. Thermal Resistance θ_{JA} for 8 Lead TSSOP, Forced Convection

θ_{JA} by Velocity				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	129.5°C/W	125.5°C/W	123.5°C/W	

Reliability Information

Table 8. $\theta_{\mbox{\scriptsize JA}}$ vs. Air Flow Table for a 8-lead TSSOP

θ_{JA} vs. Air Flow				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	129.5°C/W	125.5°C/W	123.5°C/W	

Transistor Count

The transistor count for ICS844011 is: 2533

Package Outline and Package Dimensions

Package Outline - G Suffix for 8 Lead TSSOP




Table 9. Package Dimensions

All Dimensions in Millimeters				
Symbol	Minimum	Maximum		
N	8			
Α	1.20			
A 1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	2.90	3.10		
E	6.40 Basic			
E1	4.30	4.50		
е	0.65 Basic			
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153

Ordering Information

Table 10. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
844011AGLF	011AL	Lead-Free, 8-lead TSSOP	Tube	0°C to 70°C
844011AGLFT	011AL	Lead-Free, 8-lead TSSOP	Tape & Reel	0°C to 70°C

We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138 **Sales** 800-345-7015 (inside USA)

+408-284-8200 (outside USA) Fax: 408-284-2775

www.IDT.com/go/contactIDT

nificantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Technical Support

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implicit was a guide and does not convey any license under intellectual property rights of Others. This document is presented only as a guide and does not convey any license under intellectual property rights of DTC or any third parties.

license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to sig-

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2012. All rights reserved.