

## FEMTOCLOCK™ CRYSTAL/LVCMOS-TO-LVDS/LVCMOS FREQUENCY SYNTHESIZER

ICS8440259-05

## GENERAL DESCRIPTION




The ICS8440259-05 is a 9 output synthesizer optimized to generate Gigabit and 10 Gigabit Ethernet clocks and is a member of the HiPerClockS™ family of high performance clock solutions from IDT. Using a 25MHz, 18pF parallel resonant crystal, the

device will generate 125MHz and 3.90625MHz clocks with mixed LVDS and LVCMOS/LVTTL output levels. The ICS8440259-05 uses IDT's 3<sup>rd</sup> generations low phase noise VCO technology and can achieve <1ps typical rms phase jitter, easily meeting Ethernet jitter requirements. The ICS8440259-05 is packaged in a small, 32-pin VFQFN package that is optimum for applications with space limitations.

# TION NOTICE - LAST TIME BUY EXPIRES JULY 31, 2015 FEATURES

- Five differential LVDS outputs at 125MHz
   Three LVCMOS/LVTTL single-ended outputs at 125MHz
   One LVCMOS/LVTTL single-ended output at 3.90625MHz
- Selectable crystal oscillator interface or LVCMOS/LVTTL single-ended input and PLL bypass from a single select pin
- VCO range: 490MHz 680MHz
- RMS phase jitter @ 125MHz, using a 25MHz crystal (1.875MHz - 20MHz): 0.41ps (typical), LVDS output
- Full 3.3V supply mode
- 0°C to 70°C ambient operating temperature
- Available in lead-free (RoHS 6) packages
   For replacement device use 8440259DK-05LF

## **BLOCK DIAGRAM**



1

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1, 2	Q0, nQ0	Output		Differential clock outputs. LVDS interface levels.
3, 9, 15, 17, 21, 32	GND	Power		Power supply ground.
4, 5	Q1, nQ1	Output		Differential clock outputs. LVDS interface levels.
6, 12	$V_{ exttt{DDO\_LVDS}}$	Power		Output supply pins for Q[0:4]/nQ[0:4] LVDS outputs.
7, 8	Q2, nQ2	Output		Differential clock outputs. LVDS interface levels.
10, 11	Q3, nQ3	Output		Differential clock outputs. LVDS interface levels.
13, 14	Q4, nQ4	Output		Differential clock outputs. LVDS interface levels.
16, 27	$V_{_{\mathrm{DD}}}$	Power		Core supply pins.
18, 20, 22, 24	Q5, Q6, Q7, Q8	Output		Single-ended clock outputs. LVCMOS/LVTTL interface levels.
19, 23	V <sub>DDO_LVCMOS</sub>	Power		Output supply pins for Q5:Q8 LVCMOS outputs.
25	$V_{\scriptscriptstyle DDA}$	Power		Analog supply pin.
26	nPLL_BYPASS	Input	Pullup	Input select and PLL bypass control pin. See Table 3. LVCMOS/LVTTL interface levels.
28	nc	Unused		No connect.
29	REF_CLK	Input	Pulldown	Single-ended reference clock input. Only selected in nPLL_BYPASS mode. LVCMOS/LVTTL interface levels.
30, 31	XTAL_IN, XTAL_OUT	Input		Crystal oscillator interface. XTAL_OUT is the output. XTAL_IN is the input.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance				4		pF
C <sub>PD</sub>	Power Dissipation Capacitance		$V_{DD_i}V_{DDO\ LVCMOS} = 3.465V$		15		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor				51		kΩ
R <sub>out</sub>	Output Impedance	Q5:Q8			25		Ω

TABLE 3. PLL BYPASS AND INPUT SELECT FUNCTION TABLE

Inputs					
nPLL_BYPASS	PLL Bypass	Input Selected			
0	PLL Bypassed	REF_CLK			
1	PLL Enabled	XTAL_IN/XTAL_OUT (default)			

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_1$  -0.5V to  $V_{DD}$  + 0.5V

Outputs,  $I_{O}$  (LVCMOS) -0.5V to  $V_{DDO\ LVCMOS}$  + 0.5V

Outputs, I<sub>o</sub> (LVDS)

Continuous Current 10mA Surge Current 15mA

Operating Temperature Range, Ta  $-40^{\circ}$ C to  $+85^{\circ}$ C Storage Temperature, T<sub>STG</sub>  $-65^{\circ}$ C to  $150^{\circ}$ C

Package Thermal Impedance,  $\theta_{IA}$  37°C/W (0 mps)

**NOTE:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO\_LVCMOS} = V_{DDO\_LVCMOS} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Core Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}$	Analog Supply Voltage		V <sub>DD</sub> - 0.17	3.3	V <sub>DD</sub>	٧
V <sub>DDO_LVCMOS</sub> , V <sub>DDO_LVDS</sub>	Output Supply Voltage		3.135	2.5	3.465	V
I <sub>DD</sub>	Power Supply Current	Outputs not Loaded			120	mA
I <sub>DDA</sub>	Analog Supply Current	Outputs not Loaded			40	mA
I <sub>DDO_LVCMOS</sub>	LVCMOS Output Supply Current	Outputs not Loaded			50	mA
I <sub>DDO_LVDS</sub>	LVDS Output Supply Current	Outputs not Loaded			145	mA

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{DD} = V_{DDO\_LVCMOS} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
	Input	REF_CLK (PD)	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
IH	High Current	nPLL_BYPASS (PU)	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
	Input	REF_CLK (PD)	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
I <sub>IL</sub>	Low Current	nPLL_BYPASS (PU)	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
V <sub>OH</sub>	Output High Voltage; NOTE 1	Q5:Q8	$V_{DDO\_LVCMOS} = 3.3V \pm 5\%$	2.1			٧
V <sub>OL</sub>	Output Low Voltage; NOTE 1	Q5:Q8	$V_{DDO\_LVCMOS} = 3.3V \pm 5\%$			0.7	٧

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{DDO\_LVCMOS}/2$ . See Parameter Measurement Information, Output Load Test Circuit diagram.

Table 4C. LVDS DC Characteristics,  $V_{DD} = V_{DDO\_LVDS} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>od</sub>	Differential Output Voltage		300	400	545	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				50	mV
V <sub>os</sub>	Offset Voltage		1.25	1.35	1.5	V
ΔV <sub>os</sub>	V <sub>os</sub> Magnitude Change				50	mV

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency			25		MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

NOTE: Characterized using an 18pF parallel resonant crystal.

Table 6. AC Characteristics,  $V_{DD} = V_{DDO\_LVCMOS} = V_{DDO\_LVCMOS} = 3.3V \pm 5\%$ , Ta = 0°C to 70°C


Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
		Q0/nQ0:Q4/nQ4			125		MHz
$f_{OUT}$	Output Frequency	Q5:Q7			125		MHz
	requericy	Q8			125		MHz
<i>t</i> jit(Ø)	RMS Phase Jitter (Random);	Q0:4/nQ0:4	125MHz, (1.875MHz - 20MHz)		0.41		ps
<i>i</i> jit(©)	NOTE 1	Q5:Q7	125MHz, (1.875MHz - 20MHz)		0.45		ps
	Output Rise/Fall Time	Q0/nQ0:Q4/nQ4 (NOTE 2)	125MHz, 20% to 80%	0.5		1.2	ns
t <sub>R</sub> / t <sub>F</sub>		Q0/nQ0:Q4/nQ4	125MHz, 20% to 80%	0.4		0.65	ns
H F		Q5:Q7	125MHz, 20% to 80%	0.35		1.2	ns
		Q8 (NOTE 2)	3.90625MHz, 20% to 80%	1		1.65	ns
		Q0/nQ0:Q4/nQ4	125MHz	45		55	%
odc	Output Duty Cycle	Q5:Q7	125MHz	42		58	%
	Daty Cycle	Q8	3.90625MHz	49		51	%
	Output	Q0/nQ0:Q4/nQ4	125MHz	47		53	%
odc	Duty Cycle,	Q5:Q7	125MHz	43		57	%
	BYPASS Mode	Q8	3.90625MHz	49		51	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


NOTE 1: Please refer to the Phase Noise Plots.

NOTE 2: Output loaded with 15pF.


Typical Phase Noise at 125MHz (LVCMOS @ 3.3V)









## PARAMETER MEASUREMENT INFORMATION






#### 3.3V LVDS OUTPUT LOAD AC TEST CIRCUIT


3.3V LVCMOS OUTPUT LOAD AC TEST CIRCUIT






## LVCMOS OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

LVDS OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD







LVDS OUTPUT RISE/FALL TIME

LVCMOS OUTPUT RISE/FALL TIME


## PARAMETER MEASUREMENT INFORMATION, CONTINUED





#### **RMS PHASE JITTER**

#### OFFSET VOLTAGE SETUP



DIFFERENTIAL OUTPUT VOLTAGE SETUP

## **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS8440259-05 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm DD},\ V_{\rm DDA},\ V_{\rm DDO\_LVDS}$  and  $V_{\rm DDO\_LVCMOS}$  should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic  $V_{\rm DD}$  pin and also shows that  $V_{\rm DDA}$  requires that an additional  $10\Omega$  resistor along with a  $10\mu F$  bypass capacitor be connected to the  $V_{\rm DDA}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

#### **CRYSTAL INPUT INTERFACE**

The ICS8440259-05 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below

were determined using a 25MHz, 18pF parallel resonant crystal and were chosen to minimize the ppm error.




FIGURE 2. CRYSTAL INPUT INTERFACE

#### LVCMOS TO XTAL INTERFACE

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC couple capacitor. A general interface diagram is shown in *Figure 3*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output impedance of the driver

(Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### **CRYSTAL INPUTS**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### **REF CLK INPUT**

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a  $1 \text{k}\Omega$  resistor can be tied from the REF\_CLK to ground.

#### **OUTPUTS:**

#### LVCMOS OUTPUTS

All unused LVCMOS output can be left floating. There should be no trace attached.

#### LVDS OUTPUTS

All unused LVDS output pairs can be either left floating or terminated with 100 $\Omega$  across. If they are left floating, there should be no trace attached.

#### 3.3V LVDS DRIVER TERMINATION

A general LVDS interface is shown in Figure 4. In a  $100\Omega$  differential transmission line environment, LVDS drivers require a matched load termination of  $100\Omega$  across near the receiver

input. For a multiple LVDS outputs buffer, if only partial outputs are used, it is recommended to terminate the unused outputs.




FIGURE 4. TYPICAL LVDS DRIVER TERMINATION

#### VFQFN EPAD THERMAL RELEASE PATH

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 5*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes")

are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/ slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadfame Base Package, Amkor Technology.




FIGURE 5. P.C.ASSEMBLY FOR EXPOSED PAD THERMAL RELEASE PATH -SIDE VIEW (DRAWING NOT TO SCALE)

#### SCHEMATIC LAYOUT

Figure 5 shows an example of ICS8440259-05 application schematic. In this example, the device is operated at  $V_{DDO\_LVCMOS} = V_{DDO\_LVDS} = 3.3V$ . The 18pF parallel resonant 25MHz crystal is used. The C1 = 27pF and C2 = 33pF are recommended for frequency accuracy. For different board

layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy. Two examples of LVDS termination and one example of LVCMOS termination are shown in this schematic.




FIGURE 6. ICS8440259-05 SCHEMATIC EXAMPLE

## POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS8440259-05. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS8440259-05 is the sum of the core power plus the analog power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{pp} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

#### Core and LVDS Output Power Dissipation

Power (core, LVDS) = V<sub>DD MAX</sub> \* (I<sub>DD</sub> + I<sub>DDD LVDS</sub> + I<sub>DDA</sub>) = 3.465V \* (120mA + 145mA + 40mA) = 1056.825mW

#### **LVCMOS Output Power Dissipation**

- Power (core, LVCMOS) = V<sub>DD MAX</sub> \* I<sub>DDO LVCMOS</sub> = 3.465V \* 50mA = 173.25mW
- Output Impedance  $R_{_{OUT}}$  Power Dissipation due to Loading  $50\Omega$  to  $V_{_{DDO}}/2$  Output Current  $I_{_{OUT}} = V_{_{DDO\_MAX}}$  /  $[2*(50\Omega + R_{_{OUT}})] = 3.465 V$  /  $[2*(50\Omega + 25\Omega)] = 23.1 mA$
- Power Dissipation on the R<sub>OUT</sub> per LVCMOS output Power (R<sub>OUT</sub>) = R<sub>OUT</sub> \* (I<sub>OUT</sub>)<sup>2</sup> = 25 $\Omega$  \* (23.1mA)<sup>2</sup> = **13.3mW per output**
- $\bullet$   $\;$  Total Power Dissipation on the  $\rm R_{OUT}$

Dynamic Power Dissipation at 125MHz

Power (125MHz) = 
$$C_{PD}$$
 \* Frequency \*  $(V_{DDO})^2$  = 15pF \* 125MHz \*  $(3.465V)^2$  = **22.5mW per output** Total Power (125MHz) = **22.5mW** \* **3 = 67.5mW**

Dynamic Power Dissipation at 3.9MHz

Power (3.9MHz) = 
$$C_{pp}$$
 \* frequency \*  $(V_{ppp})^2$  = 15pF \* 3.90625MHz \*  $(3.465V)^2$  = 0.7mW per output

#### **Total Power Dissipation**

- Total Power
  - = Power (core, LVDS) + Power (core, LVCMOS-no load) + Total Power (R<sub>OUT</sub>) + Total Power (125MHz) + Total Power (3.9MHz)
  - = 1056.825mW + 173.25mW + 53.2mW + 67.5mW + 0.7mW
  - = 1351.475mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{...}$  \* Pd\_total + T<sub>...</sub>

Tj = Junction Temperature

 $\theta_{\text{\tiny LA}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 37°C/W per Table 7.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 1.351\text{W} * 37^{\circ}\text{C/W} = 120^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (multi-layer).

Table 7. Thermal Resistance  $\theta_{_{\mathrm{JA}}}$  for 32-Lead VFQFN, Forced Convection

## $\theta_{M}$ vs. Air Flow (Meters per Second)

U

1

2.5

Multi-Layer PCB, JEDEC Standard Test Boards

37.0°C/W

32.4°C/W

29.0°C/W

## RELIABILITY INFORMATION

Table 8.  $\theta_{_{JA}} \text{vs. Air Flow Table for 32 Lead VFQFN}$ 

 $\boldsymbol{\theta}_{_{JA}}$  vs. Air Flow (Meters per Second)


1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards 37.0°C/W 32.4°C/W 29.0°C/W

#### TRANSISTOR COUNT

The transistor count for ICS8440259-05 is: 2975

#### PACKAGE OUTLINE - K SUFFIX FOR 32 LEAD VFQFN



NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pinout are shown on the front page.

TABLE 9. PACKAGE DIMENSIONS

	JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS					
0,440.01	VHHD-2					
SYMBOL	мінімим	NOMINAL	MAXIMUM			
N		32				
Α	0.80		1.00			
A1	0		0.05			
А3		0.25 Ref.				
b	0.18	0.25	0.30			
N <sub>D</sub>			8			
N <sub>E</sub>			8			
D		5.00 BASIC				
D2	3.0		3.3			
E		5.00 BASIC				
E2	3.0		3.3			
е		0.50 BASIC				
L	0.30	0.40	0.50			

Reference Document: JEDEC Publication 95, MO-220

TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
	1	1		
8440259AK-05LF	ICS0259A05L	32 Lead "Lead-Free" VFQFN	Tray	0°C to 70°C
8440259AK-05LFT	ICS0259A05L	32 Lead "Lead-Free" VFQFN	1000 Tape & Reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

	REVISION HISTORY SHEET							
Rev	Rev Table Page Description of Change							
В	T4A T6	3 4 11 12	Power Supply Table - Added test conditions for supply current rows.  AC Characteristics Table -Output Frequency, deleted 156.25MHz frequency row.  Added schematic layout.  Power Considerations - updated format.	11/13/08				
В		1	Product Discontinuation Notice - PDN CQ-14-05	9/15/14				

## Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

#### For Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

#### For Tech Support

clocks @idt.com +480-763-2056

## **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800-345-7015 (inside USA) +408-284-8200 (outside USA)

