Distributed by:

JAMECO

ELECTRONICS

www.Jameco.com * 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 1654065

Low Skew, 1-TO-2

DIFFERENTIAL-TO-2.5V/3.3V ECL/LVPECL FANOUT BUFFER

GENERAL DESCRIPTION




The ICS85311 is a low skew, high performance 1-to-2 Differential-to-2.5V/3.3V ECL/LVPECL Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The CLK, nCLK pair

can accept most standard differential input levels. The ICS85311 is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the ICS85311 ideal for those clock distribution applications demanding well defined performance and repeatability.


FEATURES

- Two differential 2.5V/3.3V LVPECL / ECL outputs
- · One CLK, nCLK input pair
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- · Maximum output frequency: 1GHz
- Translates any single ended input signal to 3.3V LVPECL levels with resistor bias on nCLK input
- Output skew: 15ps (maximum)
- Part-to-part skew: 100ps (maximum)
- Propagation delay: 1.4ns (maximum)
- LVPECL mode operating voltage supply range: $V_{CC} = 2.375V$ to 3.465V, $V_{FF} = 0V$
- ECL mode operating voltage supply range: $V_{CC} = 0V$, $V_{EE} = -2.375V$ to -3.465V
- 0°C to 70°C ambient operating temperature
- Available in both, Standard and RoHS/Lead-Free compliant packages
- · Industrial temperature information available upon request

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS85311 8-Lead SOIC

3.90mm x 4.90mm x 1.37mm package body

M Package Top View

Low Skew, 1-to-2 DIFFERENTIAL-TO-2.5V/3.3V ECL/LVPECL FANOUT BUFFER

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	/ре	Description
1, 2	Q0, nQ0	Output		Differential output pair. LVPECL interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. LVPECL interface levels.
5	V _{EE}	Power		Negative supply pin.
6	nCLK	Input	Pullup	Inverting differential clock input.
7	CLK	Input	Pulldown	Non-inverting differential clock input.
8	V _{cc}	Power		Positive supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ

Low Skew, 1-TO-2

DIFFERENTIAL-TO-2.5V/3.3V ECL/LVPECL FANOUT BUFFER

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, V_i -0.5V to V_{cc} + 0.5V

Outputs, I_o

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, θ_{JA} 112°C/W (0 Ifpm)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{cc} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = 0° C to 70° C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		3.135	3.3	3.465	V
V _{cc}	Positive Supply Voltage		2.375	2.5	2.625	V
I _{EE}	Power Supply Current				25	mA

Table 3B. Differential DC Characteristics, $V_{CC} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = 0° C to 70° C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
			$V_{CC} = V_{IN} = 3.465V \text{ or } 2.625V$			150	μΑ
¹ _{IH}	Input High Current	nCLK	$V_{CC} = V_{IN} = 3.465V \text{ or } 2.625V$			5	μΑ
	Input Low Current	CLK	$V_{CC} = 3.465V \text{ or } 2625V, V_{IN} = 0V$	-5			μΑ
¹ _{IL}	Input Low Current	nCLK	$V_{CC} = 3.465V \text{ or } 2.625V, V_{IN} = 0V$	-150			μΑ
V _{PP}	Peak-to-Peak Input \	/oltage		0.15		1.3	V
V _{CMR}	Common Mode Input Voltage; NOTE 1, 2			V _{EE} + 0.5		V _{cc} - 0.85	V

NOTE 1: Common mode voltage is defined as $V_{\rm IH}$.

NOTE 2: For single ended applications, the maximum input voltag for CLK, nCLK is V_{cc} + 0.3V.

Table 3C. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.65		1.0	V

NOTE 1: Outputs terminated with 50 $\!\Omega$ to ${\rm V_{\rm cc}}$ - 2V.

Low Skew, 1-to-2 DIFFERENTIAL-TO-2.5V/3.3V ECL/LVPECL FANOUT BUFFER

Table 4. AC Characteristics, $V_{CC} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$, $T_A = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Maximum Output Frequency				1	GHz
t_{PD}	Propagation Delay; NOTE 1	f≤1GHz	0.9		1.4	ns
tsk(o)	Output Skew; NOTE 2, 4				15	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				100	ps
t _R	Output Rise Time	20% to 80% @ 50MHz	300		700	ps
t _F	Output Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle		48		52	%

All parameters measured at 500MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.


NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at the output differential cross points.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

PARAMETER MEASUREMENT INFORMATION







3.3V Core/3.3V OUTPUT LOAD ACTEST CIRCUIT




2.5V Core/2.5V OUTPUT LOAD ACTEST CIRCUIT




DIFFERENTIAL INPUT LEVEL




OUTPUT SKEW



PART-TO-PART SKEW



OUTPUT RISE/FALL TIME




PROPAGATION DELAY

Output Duty Cycle/Pulse Width/Period

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V_REF $_{\sim}$ V $_{\rm CC}$ /2 is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and V $_{\rm CC}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive

 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 2A and 2B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 2A. LVPECL OUTPUT TERMINATION




FIGURE 2B. LVPECL OUTPUT TERMINATION

TERMINATION FOR 2.5V LVPECL OUTPUT

Figure 3A and Figure 3B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 Ω to V $_{\rm CC}$ - 2V. For V $_{\rm CC}$ = 2.5V, the V $_{\rm CC}$ - 2V is very close to

ground level. The R3 in Figure 3B can be eliminated and the termination is shown in Figure 3C.




FIGURE 3A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 3B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 3C. 2.5V LVPECL TERMINATION EXAMPLE

RECOMMENDATIONS FOR UNUSED OUTPUT PINS

OUTPUTS:

LVPECL OUTPUTS:

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

Low Skew, 1-TO-2

DIFFERENTIAL-TO-2.5V/3.3V ECL/LVPECL FANOUT BUFFER

DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. Figures 4A to 4E show interface examples for the HiPerClockS CLK/nCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 4A*, the input termination applies for ICS HiPerClockS LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 4A. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY ICS HIPERCLOCKS LVHSTL DRIVER




FIGURE 4B. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 4C. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 4D. HIPERCLOCKS CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 4E. HIPERCLOCKS CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE

Low Skew, 1-TO-2

DIFFERENTIAL-TO-2.5V/3.3V ECL/LVPECL FANOUT BUFFER

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS85311. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS85311 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 25mA = 86.6mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 2 * 30mW = 60mW

Total Power MAX (3.465V, with all outputs switching) = 86.6mW + 60mW = 146.6mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125°C.

The equation for Tj is as follows: Tj = θ_{IA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{IA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A =$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 5 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.147\text{W} * 103.3^{\circ}\text{C/W} = 85.2^{\circ}\text{C}$. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 5. Thermal Resistance θ_{JA} for 8-pin SOIC, Forced Convection

0200500Single-Layer PCB, JEDEC Standard Test Boards153.3°C/W128.5°C/W115.5°C/WMulti-Layer PCB, JEDEC Standard Test Boards112.7°C/W103.3°C/W97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

 θ_{10} by Velocity (Linear Feet per Minute)


Low Skew, 1-TO-2

DIFFERENTIAL-TO-2.5V/3.3V ECL/LVPECL FANOUT BUFFER

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CC} - 2V.

$$(V_{CC_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.7V$$

$$(V_{CC MAX} - V_{OL MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_L = [(V_{\text{OL_MAX}} - (V_{\text{CC_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}) = [(2V - (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}))/R_{\text{L}}] * (V_{\text{CC_MAX}} - V_{\text{OL_MAX}}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

Low Skew, 1-to-2 DIFFERENTIAL-TO-2.5V/3.3V ECL/LVPECL FANOUT BUFFER

RELIABILITY INFORMATION

Table 6. $\theta_{JA} \text{vs. Air Flow Table for 8 Lead SOIC}$

θ_{AA} by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS85311 is: 225

PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 7. PACKAGE DIMENSIONS

CYMPOL	Millin	neters
SYMBOL	MINIMUN	MAXIMUM
N	1	8
А	1.35	1.75
A1	0.10	0.25
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27 [BASIC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012

Low Skew, 1-to-2 DIFFERENTIAL-TO-2.5V/3.3V ECL/LVPECL FANOUT BUFFER

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS85311AM	85311AM	8 lead SOIC	tube	0°C to 70°C
ICS85311AMT	85311AM	8 lead SOIC	2500 tape & reel	0°C to 70°C
ICS85311AMLF	85311ALF	8 lead "Lead Free" SOIC	tube	0°C to 70°C
ICS85311AMLFT	85311ALF	8 lead "Lead Free" SOIC	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademark, HiPerClockS is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

Integrated Circuit Systems, Inc.

ICS85311

Low Skew, 1-to-2 Differential-to-2.5V/3.3V ECL/LVPECL Fanout Buffer

	REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change	Date			
Α		8	Added Termination for LVPECL Outputs section.	5/30/02			
А		5	3.3V Output Load Test Circuit Diagram - corrected V_{EE} equation to read -1.3V \pm 0.165V from \pm 0.135V.	9/23/02			
		7	Updated Output Rise/Fall Time Diagram.				
		1	Add Lead-Free bullet in Features section.				
	T2	2	Pin Characteristics table - changed CIN 4pF max. to 4pF typical.				
		3	Absolute Maximum Ratings, updated Outputs rating.				
_		3	Combined 3.3V & 2.5V Power tables and Differential DC Characteristics tables.	0/47/04			
В		5	Updated Parameter Measurement Information.	6/17/04			
		6	Updated Single Ended Signal Driving Differential Input diagram.				
		7	Added Termination for 2.5V LVPECL Output section.				
	T8	8	Added Differential Clock Input Interface section.				
		13	Ordering Information table - added Lead Free part number.				
_		7	Added Recommendations for Unused Input and Output Pins.	_,_,_			
В	T8	13	Ordering Information Table - corrected Lead-Free marking and added Lead-Free Note.	7/28/05			
	T3C	3	LVPECL DC Characteristics Table -corrected $V_{\rm OH}$ max. from $V_{\rm CC}$ - 1.0V to $V_{\rm CCO}$				
С			- 0.9V; and V _{SWING} max. from 0.9V to 1.0V.	4/11/07			
		9 - 10	Power Considerations - corrected power dissipation to reflect V _{OH} max in Table	.,,			
			3C.				