Distributed by:

JAMECO

ELECTRONICS

www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 1654356



GENERAL DESCRIPTION




The ICS85322 is a Dual LVCMOS / LVTTL-to-Differential 2.5V / 3.3V LVPECL translator and a member of the HiPerClocks™family of High Performance Clocks Solutions from ICS. The ICS85322 has selectable single ended clock in-

puts. The single ended clock input accepts LVCMOS or LVTTL input levels and translate them to 2.5 V / 3.3 V LVPECL levels. The small outline 8-pin SOIC package makes this device ideal for applications where space, high performance and low power are important.


FEATURES

- Two differential 2.5V/3.3V LVPECL outputs
- Selectable CLK0, CLK1 LVCMOS/LVTTL clock inputs
- CLK0 and CLK1 can accepts the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 267MHz
- Part-to-part skew: 250ps (maximum)
- 3.3V operating supply voltage (operating range 3.135V to 3.465V)
- 2.5V operating supply voltage (operating range 2.375V to 2.625V)
- 0°C to 70°C ambient operating temperature
- · Lead-Free package available

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS85322

8-Lead SOIC3.90mm x 4.92mm x 1.37mm body package **M Package**Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1, 2	Q0, nQ0	Output		Differential output pair. LVPECL interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. LVPECL interface levels.
5	$V_{\sf EE}$	Power		Negative supply pin.
6	CLK1	Input	Pullup	LVCMOS / LVTTL clock input.
7	CLK0	Input	Pullup	LVCMOS / LVTTL clock input.
8	V _{cc}	Power		Positive supply pin.

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ



DUAL LVCMOS / LVTTL-TO-DIFFERENTIAL 2.5V / 3.3V LVPECL TRANSLATOR

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, V_1 -0.5V to V_{CC} + 0.5 V

Outputs, I_O

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, $\theta_{JA} = 112.7^{\circ}\text{C/W}$ (0 lfpm)

Storage Temperature, T_{STG} -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $TA = 0^{\circ}C$ to $70^{\circ}C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current				25	mA

Table 3B. LVCMOS / LVTTL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, TA = 0°C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	CLK0, CLK1		2		3.765	V
V _{IL}	Input Low Voltage	CLK0, CLK1		-0.3		1.3	V
I _{IH}	Input High Current	CLK0, CLK1	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
I	Input Low Current	CLK0, CLK1	$V_{CC} = V_{IN} = 3.465V$	-150			μΑ

Table 3C. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1	$V_{CC} = V_{IN} = 3.465V$	V _{cc} - 1.4		V _{cc} - 0.9	٧
V _{OL}	Output Low Voltage; NOTE 1	$V_{CC} = V_{IN} = 3.465V$	V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.65		1.0	V

NOTE 1: Outputs terminated with 50 $\!\Omega$ to V $_{\rm CC}$ - 2V.

Table 4A. AC Characteristics, $V_{CC} = 3.3V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				267	MHz
t _{PD}	Propagation Delay; NOTE 1	<i>f</i> ≤ 267MHz	0.6		1.8	ns
tsk(pp)	Part-to-Part Skew; NOTE 2, 3				250	ps
t _R /t _F	Output Rise/Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle		40		60	%

All parameters measured at 133MHz unless noted otherwise.

NOTE 1: Measured from $V_{\rm cc}/2$ of the input to the differential output crossing point.

NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

Table 3D. Power Supply DC Characteristics, $V_{CC} = 2.5V \pm 5\%$, $T_A = 0$ °C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		2.375	2.5	2.625	V
I _{EE}	Power Supply Current				25	mA

Table 3E. LVCMOS / LVTTL DC Characteristics, $V_{CC} = 2.5V \pm 5\%$, $T_A = 0$ °C to 70°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	CLK0, CLK1		1.6		2.925	V
V _{IL}	Input Low Voltage	CLK0, CLK1		-0.3		0.9	V
I _{IH}	Input High Current	CLK0, CLK1	$V_{CC} = V_{IN} = 2.625$			5	μΑ
I	Input Low Current	CLK0, CLK1	$V_{CC} = V_{IN} = 2.625$	-150			μΑ

Table 3F. LVPECL DC Characteristics, $V_{CC} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{cc} - 1.4		V _{cc} - 0.9	V
V _{OL}	Output Low Voltage; NOTE 1		V _{cc} - 2.0		V _{cc} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.65		1.0	V

NOTE 1: Outputs terminated with 50 $\!\Omega$ to V $_{\!\scriptscriptstyle CC}$ - 2V.

Table 4B. AC Characteristics, $V_{CC} = 2.5V \pm 5\%$, Ta = 0°C to 70°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				215	MHz
t _{PD}	Propagation Delay; NOTE 1	f ≤ 215MHz	0.8		2	ns
tsk(pp)	Part-to-Part Skew; NOTE 2, 3				250	ps
t _R / t _F	Output Rise/Fall Time	20% to 80% @ 50MHz	300		700	ps
odc	Output Duty Cycle		40		60	%

All parameters measured at 133MHz unless noted otherwise.


NOTE 1: Measured from $V_{\rm cc}/2$ of the input to the differential output crossing point.


NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65...




PARAMETER MEASUREMENT INFORMATION






3.3V OUTPUT LOAD AC TEST CIRCUIT


2.5V OUTPUT LOAD AC TEST CIRCUIT






PART-TO-PART SKEW

PROPAGATION DELAY





OUTPUT RISE/FALL TIME

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



APPLICATION INFORMATION

TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive

 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 1A and 1B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 1A. LVPECL OUTPUT TERMINATION




FIGURE 1B. LVPECL OUTPUT TERMINATION

DUAL LVCMOS / LVTTL-TO-DIFFERENTIAL 2.5V / 3.3V LVPECL TRANSLATOR

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS85322. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS85322 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC_MAX} * I_{EE_MAX} = 3.465V * 25mA = 86.6mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 2 * 30mW = 60mW

Total Power MAX (3.465V, with all outputs switching) = 86.6mW + 60mW = 146.6mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125 $^{\circ}$ C.

The equation for Tj is as follows: Tj = θ_{IA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A =$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 5 below.

Therefore, Tj for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.147\text{W} * 103.3^{\circ}\text{C/W} = 85.2^{\circ}\text{C}$. This is well below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 5. Thermal Resistance θ_{JA} for 8-pin SOIC, Forced Convection

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W


NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

 θ_{IA} by Velocity (Linear Feet per Minute)

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 2.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CC} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 0.9V$$

$$(V_{CC_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.7V$$

$$(V_{CC_MAX} - V_{OL_MAX}) = 1.7V$$

Pd_H is power dissipation when the output drives high. Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd_L = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_L] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_L] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW

RELIABILITY INFORMATION

Table 6. $\theta_{\rm JA}{\rm vs.}$ Air Flow Table for 8 Lead SOIC

θ_{AA} by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS85322 is: 269



PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 7. PACKAGE DIMENSIONS

SYMBOL	Millimeters			
STWBOL	MINIMUN	MAXIMUM		
N	8			
А	1.35	1.75		
A1	0.10	0.25		
В	0.33	0.51		
С	0.19	0.25		
D	4.80	5.00		
E	3.80	4.00		
е	1.27 BASIC			
Н	5.80	6.20		
h	0.25	0.50		
L	0.40	1.27		
α	0° 8°			

Reference Document: JEDEC Publication 95, MS-012

ICS85322

DUAL LVCMOS / LVTTL-TO-DIFFERENTIAL 2.5V / 3.3V LVPECL TRANSLATOR

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS85322AM	85322AM	8 lead SOIC	tube	0°C to 70°C
ICS85322AMT	853322AM	8 lead SOIC	2500 tape & reel	0°C to 70°C
ICS85322AMLF	85322AML	8 lead "Lead-Free" SOIC	tube	0°C to 70°C
ICS85322AMLFT	853322AML	8 lead "Lead-Free" SOIC	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademark, HiPerClockS™ is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.





REVISION HISTORY SHEET						
Rev	Table	Page	Description of Change			
Α		9	Added Termination for LVPECL Outputs section.	5/30/02		
А		6	3.3V Output Load Test Circuit Diagram, corrected V_{EE} = -1.3V \pm 0.135V to read V_{EE} = -1.3V \pm 0.165V.	8/23/02		
		7	Updated Output Rise/Fall Time Diagram.			
В	T2	2	Pin Characteristics Table - changed C _{IN} 4pF max. to 4pF typical.			
		3	Absolute Maximum Rating - changed Outputs rating.			
	T4A & T4B	3 & 4	3.3V and 2.5V AC Tables - changed tsk(pp) from 150ps max. to 250ps max. and reflects Features section on page 1.	6/12/03		
		6	Updated LVPECL Output Termination drawings. Updated format.			
В	Т8	11	Ordering Information Table - added Lead Free part.	10/18/04		
	T2	2	Pin Characteristics Table - deleted RPulldown row.			
	T3C	3	LVPECL 3.3V DC Characteristics Table -corrected V _{OH} max. from V _{CC} - 1.0V to			
			$V_{\rm CC}$ - 0.9V; and $V_{\rm SWING}$ max. from 0.85V to 1.0V.			
	T3F	4	LVPECL 2.5V DC Characteristics Table -corrected V _{OH} max. from V _{CC} - 1.0V to	4/44/07		
С			$V_{\rm CC}$ - 0.9V; and $V_{\rm SWING}$ max. from 0.85V to 1.0V.	4/11/07		
		7 - 8	Power Considerations - corrected power dissipation to reflect V _{OH} max in Table			
			3C & 3F.			
	Т8	11	Ordering Information Table - added lead-free note.			