**DATA SHEET** 


# **General Description**

The ICS8S73034I is a high-speed, differential-to- LVPECL clock divider designed for high-performance telecommunication, computing and networking applications. High clock frequency capability and the differential design make the ICS8S73034I an ideal choice for performance clock distribution networks. The device frequency-divides the input clock by  $\div 2, \div 4$  and  $\div 8$ . Each frequency-divided clock signal is output at a separate LVPECL output. The differential input pair can be driven by LVPECL, LVDS, CML and SSTL signals. Single-ended input signals are supported by using the integrated bias voltage generator (VBB). The ICS8S73034I is optimized for 3.3V and 2.5V power supply voltages and the temperature range of -40 to +85°C. The device is available in space-saving 16-lead TSSOP and SOIC packages.

#### **Features**

- ÷2, ÷4 and ÷8 clock frequency divider
- Three differential LVPECL output pairs
- One differential PCLK/nPCLK input pair
- PCLK/nPCLK pair can accept the following differential input levels: LVPECL, LVDS, CML, SSTL
- V<sub>BB</sub> bias voltage generator supports single-ended LVPECL clock input signals
- · LVCMOS control inputs
- Maximum input frequency: 2.8GHz
- Translates any single-ended input signal to 3.3V LVPECL levels with bias resistors on nPCLK input
- LVPECL mode operating voltage supply range:  $V_{CC} = 2.375V$  to 3.8V,  $V_{EE} = 0V$
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

# **Block Diagram**



# **Pin Assignment**

Q0□	1	16	□Vcc
nQ0□	2	15	□nEN
Vcc □	3	14	□nc
Q1 🗆	4	13	PCLK
nQ1	5	12	nPCLK
Vcc□	6	11	☐ V <sub>BB</sub>
Q2	7	10	□MR
nQ2	8	9	VEE

ICS8S73034I

16-Lead SOIC, 150 Mil 3.9mm x 9.9mm x 1.375mm package body M Package Top View

16-Lead TSSOP 4.4mm x 5.0mm x 0.925mm package body G Package Top View

**Table 1. Pin Descriptions** 

Number	Name	1	уре	Description
1, 2	Q0, nQ0	Output		Differential output pair. LVPECL interface levels.
3, 6, 16	V <sub>CC</sub>	Power		Power supply pins.
4, 5	Q1, nQ1	Output		Differential output pair. LVPECL interface levels.
7, 8	Q2, nQ2	Output		Differential output pair. LVPECL interface levels.
9	V <sub>EE</sub>	Power		Negative supply pin.
10	MR	Input	Pulldown	Active High Master Reset. When logic HIGH, the internal dividers are reset causing the true outputs Qx to go low and the inverted outputs nQx to go high. When logic LOW, the internal dividers and the outputs are enabled. LVCMOS/LVTTL interface levels.
11	V <sub>BB</sub>	Output		Bias voltage.
12	nPCLK	Input	Pullup/ Pulldown	Inverting differential clock input. Defaults to $^2/_3$ * $V_{CC}$ when left open. LVPECL interface levels.
13	PCLK	Input	Pulldown	Non-inverting differential clock input. LVPECL interface levels.
14	nc	Unused		No connect.
15	nEN	Input	Pulldown	Synchronous clock enable. When logic LOW, the clock is enabled and frequency-divided. When logic HIGH, the clock is disabled and the outputs remain stopped in the same logic state (hold). LVTTL / LVCMOS interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

# **Table 2. Pin Characteristics**

Symbol	Parameter	Parameter Test Conditions Minimu		Typical	Maximum	Units
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			75		kΩ
R <sub>PULLUP</sub>	Input Pullup Resistor			37.5		kΩ

### **Function Table**

**Table 3. Truth Table** 

PCLK	nEN	MR	Function
<b>\</b>	L	L	Divide
1	Н	L	Hold Q[0:2]
Х	Х	Н	Reset Q[0:2]

<sup>↑ =</sup> Rising edge transition

<sup>↓ =</sup> Falling edge transition

X = Don't care

# **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	4.6V (LVPECL mode, V <sub>EE</sub> = 0V)
Inputs, V <sub>I</sub> (LVPECL mode)	-0.5V to V <sub>CC</sub> + 0.5V
Outputs, I <sub>O</sub> Continuos Current Surge Current	50mA 100mA
V <sub>BB</sub> Sink/Source, I <sub>BB</sub>	±0.5mA
Operating Temperature Range, T <sub>A</sub>	-40°C to +85°C
Package Thermal Impedance, θ <sub>JA</sub> 16 Lead SOIC, Junction-to-Ambient 16 Lead TSSOP, Junction-to-Ambient	70.2°C/W (0 mps) 100°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

### **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{CC}$  = 2.375V to 3.8V;  $V_{EE}$  = 0V,  $T_A$  = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Power Supply Voltage		2.375	3.3	3.8	V
I <sub>EE</sub>	Power Supply Current				45	mA

Table 4B. DC Characteristics,  $V_{CC}$  = 2.375V to 3.8V,  $V_{EE}$  = 0V;  $T_A$  = -40°C to 85°C

				-40°C			25°C			85°C		
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V <sub>OH</sub>	Output H Voltage;		V <sub>CC</sub> -1.070	V <sub>CC</sub> -0.867	V <sub>CC</sub> -0.635	V <sub>CC</sub> -1.070	V <sub>CC</sub> -0.867	V <sub>CC</sub> -0.635	V <sub>CC</sub> -1.070	V <sub>CC</sub> -0.867	V <sub>CC</sub> -0.635	٧
V <sub>OL</sub>	Output Lo	ow Voltage;	V <sub>CC</sub> -1.960	V <sub>CC</sub> -1.780	V <sub>CC</sub> -1.590	V <sub>CC</sub> -1.960	V <sub>CC</sub> -1.780	V <sub>CC</sub> -1.590	V <sub>CC</sub> -1.960	V <sub>CC</sub> -1.780	V <sub>CC</sub> -1.590	٧
V <sub>IH</sub>	Input High Voltage (Single-ended)		0.7V <sub>CC</sub>		V <sub>CC</sub> + 0.3	0.7V <sub>CC</sub>		V <sub>CC</sub> + 0.3	0.7V <sub>CC</sub>		V <sub>CC</sub> + 0.3	٧
V <sub>IL</sub>	Input Low (Single-er		-0.3		0.3V <sub>CC</sub>	-0.3		0.3V <sub>CC</sub>	-0.3		0.3V <sub>CC</sub>	٧
V <sub>BB</sub>	Output Vo	•	V <sub>CC</sub> - 1.44		V <sub>CC</sub> - 1.32	V <sub>CC</sub> - 1.44		V <sub>CC</sub> - 1.32	V <sub>CC</sub> - 1.44		V <sub>CC</sub> - 1.32	٧
V <sub>PP</sub>	Peak-to-Voltage	Peak Input	0.15	0.8	1.3	0.15	0.8	1.3	0.15	0.8	1.3	٧
V <sub>CMR</sub>	Input Hig Common Range; N		1.2		V <sub>CC</sub>	1.2		V <sub>CC</sub>	1.2		V <sub>CC</sub>	V
I <sub>IH</sub>	Input High Current	PCLK/ nPCLK, MR, nEN			150			150			150	μΑ
I <sub>IL</sub>	Input Low	PCLK, MR, nEN	-10			-10			-10			μΑ
	Current	nPCLK	-150			-150			-150			μΑ

NOTE Input and output parameters vary 1:1 with V $_{CC}$ . NOTE 1: Outputs terminated with 50 $\Omega$  to V $_{CC}$  – 2V. NOTE 2: Common mode voltage is defined as V $_{IH}$ .

# **AC Electrical Characteristics**

Table 5. AC Characteristics,  $V_{CC} = 2.375V$  to 3.8V,  $V_{EE} = 0V$ ;  $T_A = -40$ °C to 85°C

				-40°C			25°C			85°C		
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
f <sub>IN</sub>	Input Frequenc	<sub>с</sub> у			3.2			3.2			3.2	GHz
	_	Q0, nQ0			1.6			1.6			1.6	GHz
f <sub>OUT</sub>	Output Frequency	Q1, nQ1			800			800			800	MHz
	requestoy	Q2, nQ2			400			400			400	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1		270	370	470	310	410	510	330	450	565	ps
tsk(o)	Output Skew; N	NOTE 2			50			50			50	ps
t <sub>RR</sub>	Set/Reset Reco	overy		320	500		320	500		320	500	ps
t <sub>S</sub>	Setup Time	nEN			400			400			400	ps
t <sub>H</sub>	Hold Time	nEN			200			200			200	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	80	145	210	85	150	215	100	165	230	ps
odc	Output Duty Cy	/cle	48		52	48		52	48		52	%


NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

All parameters are measured at  $f_{\text{IN}} \leq$  1.5GHz, unless otherwise noted.


NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Output skew at coincident rising edges.


# **Parameter Measurement Information**




**LVPECL Output Load AC Test Circuit** 




**Propagation Delay** 




**Setup and Hold Time** 



**Differential Input Level** 




**Output Skew** 



**Output Duty Cycle** 

# **Parameter Measurement Information, continued**



**Output Rise/Fall Time** 

# **Application Information**

# **Recommendations for Unused Output Pins**

#### Inputs:

#### **LVCMOS Control Pins**

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A  ${\rm 1k}\Omega$  resistor can be used.

### **Outputs:**

#### **LVPECL Outputs**

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### Wiring the Differential Input to Accept Single-Ended Levels

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{CC}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_{REF}$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{CC} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_{REF}$  at 1.25V. The values below are for when both the single ended swing and  $V_{CC}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission

line impedance. For most  $50\Omega$  applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{\rm IL}$  cannot be less than -0.3V and  $V_{\rm IH}$  cannot be more than  $V_{\rm CC}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels

#### Wiring the Differential Input to Accept Single-ended LVPECL Levels

Figure 2 shows an example of the differential input that can be wired to accept single-ended LVPECL levels. The reference voltage level  $V_{BB}$  generated from the device is connected to the negative input. The C1 capacitor should be located as close as possible to the input pin.




Figure 2. Single-Ended LVPECL Signal Driving Differential Input

### 3.3V LVPECL Clock Input Interface

The PCLK/nPCLK accepts LVPECL, LVDS, CML, SSTL and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 3A to 3F show interface examples for the PCLK/nPCLK input driven by the most common driver types.

The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 3A. PCLK/nPCLK Input Driven by a CML Driver




Figure 3B. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver




Figure 3C. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver




Figure 3D. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple




Figure 3E. PCLK/nPCLK Input Driven by a 2.5V SSTL Driver




Figure 3F. PCLK/nPCLK Input Driven by a 3.3V LVDS Driver

### 2.5V LVPECL Clock Input Interface

The PCLK /nPCLK accepts LVPECL, LVDS, CML, SSTL and other differential signals. The differential signal must meet the  $V_{PP}$  and  $V_{CMR}$  input requirements. Figures 4A to 4F show interface examples for the PCLK/nPCLK input driven by the most common driver types.

Figure 4A. PCLK/nPCLK Input Driven by a 2.5V LVDS
Driver




Figure 4C. PCLK/nPCLK Input Driven by a 2.5V LVPECL Driver




Figure 4E. PCLK/nPCLK Input Driven by a Built-In Pullup CML Driver

The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




Figure 4B. PCLK/nPCLK Input Driven by an SSTL Driver




Figure 4D. PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple




Figure 4F. PCLK/nPCLK Input Driven by a CML Driver

### **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

 $Z_{o} = 50\Omega$   $Z_{o} = 50\Omega$   $RTT = \begin{bmatrix} 1 \\ \frac{1}{((V_{OH} + V_{OL}) / (V_{CC} - 2)) - 2} \\ \end{bmatrix} * Z_{o}$   $RTT = \begin{bmatrix} 1 \\ \frac{1}{((V_{OH} + V_{OL}) / (V_{CC} - 2)) - 2} \\ \end{bmatrix} * Z_{o}$   $RTT = \begin{bmatrix} 1 \\ \frac{1}{((V_{OH} + V_{OL}) / (V_{CC} - 2)) - 2} \\ \end{bmatrix} * Z_{o}$ 

Figure 5A. 3.3V LVPECL Output Termination

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 5A and 5B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 5B. 3.3V LVPECL Output Termination

# **Termination for 2.5V LVPECL Outputs**

Figure 6A and Figure 6B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{CC}$  – 2V. For  $V_{CC}$  = 2.5V, the  $V_{CC}$  – 2V is very close to ground

level. The R3 in Figure 6B can be eliminated and the termination is shown in *Figure 6C*.




Figure 6A. 2.5V LVPECL Driver Termination Example




Figure 6B. 2.5V LVPECL Driver Termination Example




Figure 6C. 2.5V LVPECL Driver Termination Example

# **Application Schematic Example**

Figure 7 shows an example of ICS8S73034I application schematic. In this example, the device is operated at  $V_{\rm CC}$  = 3.3V. The decoupling capacitor should be located as close as possible to the power pin. The input is driven by a 3.3V LVPECL driver. For the LVPECL output

drivers, only two terminations examples are shown in this schematic. More termination approaches are shown in the LVPECL Termination Application Note.




Figure 7. ICS8S73034I Application Schematic Example

#### **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS8S73034I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS8S73034I is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{CC} = 3.8V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.8V \* 45mA = 171mW
- Power (outputs)<sub>MAX</sub> = 30.3mW/Loaded Output pair
   If all outputs are loaded, the total power is 3 \* 30.3mW = 90.9mW

Total Power\_MAX (3.8V, with all outputs switching) = 171mW + 90.9mW = 261.9mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 100°C/W per Table 6B below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.262\text{W} * 100^{\circ}\text{C/W} = 111.2^{\circ}\text{C}$ . This is below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6A. Thermal Resistance  $\theta_{JA}$  for 16 Lead SOIC Forced Convection

$\theta_{JA}$ by Velocity								
Meters per Second	0	1	2.5					
Multi-Layer PCB, JEDEC Standard Test Boards	70.2°C/W	64.7°C/W	61.6°C/W					

Table 6B. Thermal Resistance  $\theta_{JA}$  for 16 Lead TSSOP Forced Convection

θ <sub>JA</sub> by Velocity								
Meters per Second	0	1	2.5					
Multi-Layer PCB, JEDEC Standard Test Boards	100.0°C/W	94.2°C/W	90.2°C/W					

#### 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 8.




Figure 8. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC}$  = 2V.

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 0.635V$  $(V_{CC\_MAX} - V_{OH\_MAX}) = 0.635V$
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CC\_MAX} 1.59V$  $(V_{CC\_MAX} - V_{OL\_MAX}) = 1.59V$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd_{-}H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.635V)/50\Omega] * 0.635V = 17.3mW$$

$$Pd_{L} = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.59V)/50\Omega] * 1.59V = 13mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30.3mW

# **Reliability Information**

# Table 7A. $\theta_{\text{JA}}$ vs. Air Flow Table for an 16 Lead SOIC

$\theta_{JA}$ vs. Air Flow								
Meters per Second	0	1	2.5					
Multi-Layer PCB, JEDEC Standard Test Boards	70.2°C/W	64.7°C/W	61.6°C/W					

### Table 7B. $\theta_{\text{JA}}$ vs. Air Flow Table for an 16 Lead TSSOP Forced Convection

$\theta_{JA}$ by Velocity								
Meters per Second	0	1	2.5					
Multi-Layer PCB, JEDEC Standard Test Boards	100.0°C/W	94.2°C/W	90.2°C/W					


#### **Transistor Count**

The transistor count for ICS8S73034I is: 375


This device is pin and function compatible and a suggested replacement for ICS873034.

# **Package Outlines and Package Dimensions**

Package Outline - G Suffix for 16 Lead TSSOP



Package Outline - M Suffix for 16 Lead SOIC



**Table 8A. Package Dimensions** 

All Dimensions in Millimeters					
Symbol	Minimum Maximur				
N	16				
Α		1.20			
A1	0.05	0.15			
A2	0.80	1.05			
b	0.19 0.09	0.30 0.20			
С					
D	4.90	5.10			
E	6.40 Basic				
E1	4.30	4.50			
е	0.65 Basic				
L	0.45	0.75			
α	0°	8°			
aaa		0.10			

Reference Document: JEDEC Publication 95, MO-153

**Table 8B. Package Dimensions** 

<b>g</b>					
All Dimensions in Millimeters					
Symbol	Minimum	Maximum			
N	16				
Α	1.35	1.75			
A1	0.10	0.25			
В	0.33	0.51			
С	0.19	0.25			
D	9.80	10.00			
E	3.80	4.00			
е	1.27 Basic				
Н	5.80	6.20			
h	0.25	0.50			
L	0.40	1.27			
α	0°	8°			

Reference Document: JEDEC Publication 95, MS-012

.10 (.004)

# **Ordering Information**

#### **Table 9. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8S73034AMILF	8S73034AMIL	"Lead-Free" 16 Lead SOIC	Tube	-40°C to 85°C
8S73034AMILFT	8S73034AMIL	"Lead-Free" 16 Lead SOIC	1000 Tape & Reel	-40°C to 85°C
8S73034AGILF	73034AIL	"Lead-Free" 16 Lead TSSOP	Tube	-40°C to 85°C
8S73034AGILFT	73034AIL	"Lead-Free" 16 Lead TSSOP	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
	1	2	Pin Description Table - corrected pin 1 as Q0 and pin 2 as nQ0.	
Α		8	Upated Wiring the Differential Input to Accept Single-ended Levels section.	11/8/10
		9-10	Updated LVPECL Clock Input Interface sections.	

# We've Got Your Timing Solution



6024 Silver Creek Valley Road San Jose, California 95138 **Sales** 

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775

www.IDT.com/go/contactIDT

Technical Support netcom@idt.com

netcom@idt.cor +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.