

VCXO PLUS AUDIO CLOCK FOR STB

MK3724

Description

The MK3724 is a low cost, low jitter, high performance VCXO and PLL clock synthesizer designed to replace expensive discrete VCXOs and multipliers. The patented on-chip Voltage Controlled Crystal Oscillator accepts a 0 to 3.3 V input voltage to cause the output clocks to vary by ± 115 ppm. Using ICS' analog/digital Phase-Locked Loop (PLL) techniques, the device uses an inexpensive 27 MHz pullable crystal input to produce a reference output and a selectable audio clock.


ICS manufactures the largest variety of VCXO based timing devices for all applications. Consult ICS to eliminate VCXOs, crystals, and oscillators from your board.

The frequency of the on-chip VCXO is adjusted by an external control voltage connected to VIN. Because VIN is a high impedance input, it can be driven directly from an PWM RC integrator circuit.


Features

- Packaged in 16-pin TSSOP
- Available in Pb free packaging
- Replaces a VCXO and oscillator
- Operating voltage of 3.3 V
- Provides output of 27 MHz plus audio clock
- Uses an inexpensive 27 MHz pullable crystal
- On-chip patented VCXO with pull range of 230 ppm (minimum)
- VCXO tuning voltage of 0 to 3.3 V
- Advanced, low power, sub-micron CMOS process
- Industrial temperature range available
- For other standard audio frequencies see the MK3722

Block Diagram



Pin Assignment



Audio Clock Select Table

S2	S1	S0	ACLK (MHz)
0	0	0	3.072
0	0	1	4.096
0	1	0	6.144
0	1	1	8.192
1	0	0	12.288
1	0	1	24.576
1	1	0	33.8688
1	1	1	73.728

Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
1	X2	Output	Crystal connection. Connect to a 27 MHz fundamental mode pullable crystal.
2	X1	Input	Crystal connection. Connect to a 27 MHz fundamental mode pullable crystal.
3	VDD	Power	Connect to +3.3 V.
4	VDD	Power	Connect to +3.3 V.
5	VIN	Input	Voltage input to VCXO. Changing the voltage between 0 to 3.3 V controls the VCXO frequency.
6	GND	Power	Connect to ground.
7	GND	Power	Connect to ground.
8	$\overline{\text{PDS}}$	Power	Power Down Tri-state. This pin powers down entire chip and tri-states the outputs when low. Internal pull-up resistor.
9	S2	Input	Select input S2. Selects ACLK per table above. Internal pull-up resistor.
10	ACLK	Output	Audio clock output per table above.
11	GND	Power	Connect to ground.
12	27M	Output	27 MHz reference clock output.
13	S0	Input	Select input S0. Selects ACLK per table above. Internal pull-up resistor.
14	VDD	Power	Connect to +3.3 V.
15	NC	--	No connect. Do not connect anything to this pin.
16	S1	Input	Select input S1. Selects ACLK per table above. Internal pull-up resistor.

External Component Selection

The MK3724 requires a minimum number of external components for proper operation.

Decoupling Capacitors

Decoupling capacitors of 0.01 μ F should be connected between VDD and GND on pins 3 and 4, pins 6 and 7, and pins 11 and 14 as close to the MK3724 as possible. For optimum device performance, the decoupling capacitors should be mounted on the component side of the PCB. Avoid the use of vias in the decoupling circuit.

Series Termination Resistor

When the PCB traces between the clock outputs and the loads are over 1 inch, series termination should be used. To series terminate a 50 Ω trace (a commonly used trace impedance), place a 33 Ω resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20 Ω .

Quartz Crystal

The MK3724 VCXO function consists of the external crystal and the integrated VCXO oscillator circuit. To assure the best system performance (frequency pull range) and reliability, a crystal device meeting ICS' recommended parameters must be used, and the layout guidelines discussed in the following section must be followed.

See Application Note MAN05 for a full list of crystal parameters.

The frequency of oscillation of a quartz crystal is determined by its "cut" and by the load capacitors connected to it. The MK3724 incorporates on-chip variable load capacitors that "pull" (change) the frequency of the crystal. The crystal specified for use with the MK3724 is designed to have zero frequency error when the total of on-chip + stray capacitance is 14 pF.

The external crystal must be connected as close to the chip as possible and should be on the same side of the PCB as the MK3724. There should be no via's between the crystal pins and the X1 and X2 device pins. There should be no signal traces underneath or close to the crystal.

Crystal Tuning Load Capacitors

The crystal traces should include pads for small fixed

capacitors, one between X1 and ground, and another between X2 and ground. Stuffing of these capacitors on the PCB is optional. The need for these capacitors is determined at system prototype evaluation, and is influenced by the particular crystal used (manufacture and frequency) and by PCB layout. The typical required capacitor value is 1 to 4 pF.

To determine the need for and value of the crystal adjustment capacitors, you will need a PC board of your final layout, a frequency counter capable of about 1 ppm resolution and accuracy, two power supplies, and samples of the crystals which you plan to use in production. You will also need measured initial accuracy for each crystal at the specified crystal load capacitance (C_L).

To determine the value of the crystal capacitors:

1. Connect VDD to 3.3 V. Connect pin 5 to the second power supply. Adjust the voltage on pin 5 to 0V. Measure and record the frequency of the CLK output.
2. Adjust the voltage on pin 5 to 3.3 V. Measure and record the frequency of the same output.

To calculate the centering error:

$$\text{Error} = 10^6 \times \left[\frac{(f_{3.3(3.0)V} - f_{\text{target}}) + (f_{0V} - f_{\text{target}})}{f_{\text{target}}} \right] - \text{error}_{\text{xtal}}$$

Where:

f_{target} = nominal crystal frequency

$\text{error}_{\text{xtal}}$ = actual initial accuracy (in ppm) of the crystal being measured

If the centering error is less than ± 25 ppm, no adjustment is needed. If the centering error is more than 25 ppm negative, the PC board has excessive stray capacitance and a new PCB layout should be considered to reduce stray capacitance. (Alternately, the crystal may be re-specified to a higher load capacitance. Contact ICS for details.) If the centering error is more than 25 ppm positive, add identical fixed centering capacitors from each crystal pin to ground. The value for each of these caps (in pF) is given by:

External Capacitor =

$$2 \times (\text{centering error}) / (\text{trim sensitivity})$$

Trim sensitivity is a parameter which can be supplied by your crystal vendor. If you do not know the value, assume it is 30 ppm/pF. After any changes, repeat the measurement to verify that the remaining error is acceptably low (typically less than ± 25 ppm).

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the MK3724. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD	7 V
All Inputs and Outputs	-0.5 V to VDD+0.5 V
Ambient Operating Temperature, Commercial	0 to +70°C
Ambient Operating Temperature, Industrial	-40 to +85°C
Storage Temperature	-65 to +150°C
Soldering Temperature	260°C

Recommended Operation Conditions

Parameter	Min.	Typ.	Max.	Units
Ambient Operating Temperature, Commercial	0		+70	°C
Ambient Operating Temperature, Industrial	-40		+85	°C
Power Supply Voltage (measured in respect to GND)	+3.135		+3.465	V
Reference crystal parameters	Refer to page 3			

DC Electrical Characteristics

VDD=3.3 V $\pm 5\%$, Ambient temperature -40 to +85°C, unless stated otherwise

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Operating Voltage	VDD		3.135		3.465	V
Output High Voltage	V _{OH}	I _{OH} = -12 mA	2.4			V
Output Low Voltage	V _{OL}	I _{OL} = 12 mA			0.4	V
Output High Voltage (CMOS Level)	V _{OH}	I _{OH} = -4 mA	VDD-0.4			V
Output Low Voltage (CMOS Level)	V _{OL}	I _{OH} = +4 mA			0.375	V
Input High Voltage (S1:S0)	V _{IH}		2.0			V

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Input High Voltage (S2)	V_{IH}		2.5			V
Input Low Voltage (S1:S0)	V_{IL}				0.8	V
Input Low Voltage (S2)	V_{IL}				0.5	V
Input High Current	I_{IH}	at 3.3V, Sx, $\overline{PDT\overline{S}}$		0.1		μA
Input Low Current	I_{IL}	at 0V, Sx, $\overline{PDT\overline{S}}$		-8.5		μA
Operating Supply Current	I_{DD}	No load		11		mA
Short Circuit Current	I_{OS}			± 50		mA
VIN, VCXO Control Voltage	V_{IA}		0		3.3	V
On Chip Pull-up Resistor, inputs	R_{PU}	Input selects		360		k Ω
Input Capacitance	C_{IN}	Input selects		5		pF
Nominal Output Impedance	Z_{OUT}			20		Ω

AC Electrical Characteristics

VDD = 3.3 V $\pm 5\%$, Ambient Temperature -40 to +85° C, unless stated otherwise


Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Crystal Pullability	f_P	$0V \leq V_{IN} \leq 3.3V$, Note 1	± 100	± 150		ppm
VCXO Gain		$V_{IN} = V_{DD}/2 \pm 1V$, Note 1		150		ppm/V
Output Rise Time	t_{OR}	20% to 80%, $C_L = 15$ pF		1.2	2.0	ns
Output Fall Time	t_{OF}	80% to 20%, $C_L = 15$ pF		1.2	2.0	ns
Output Clock Duty Cycle	t_D	Measured at 1.65 V, $C_L = 15$ pF	40	50	60	%
Maximum Output Jitter, short term	t_J	$C_L = 15$ pF		± 150		ps
Changing Frequency Setting Time					1	ms
Power-up time		PLL lock time from power-up up to $\pm 1\%$ of final frequency			10	ms
		$\overline{PDT\overline{S}}$ goes high until stable CLK output up to 1% of final frequency			2	ms

Note 1: External crystal device must conform with Pullable Crystal Specifications listed on page 3.

Thermal Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Thermal Resistance Junction to Ambient	θ_{JA}	Still air		78		°C/W
	θ_{JA}	1 m/s air flow		70		°C/W
	θ_{JA}	3 m/s air flow		68		°C/W
Thermal Resistance Junction to Case	θ_{JC}			37		°C/W


Marking Diagram




Notes:

1. ##### is the lot code.
2. YYWW is the last two digits of the year, and the week number that the part was assembled.
3. "L" designates Pb (lead) free.
4. Bottom mark denotes country of origin if not USA.

Non Lead-Free




Lead-Free



Industrial Temp., Lead-Free

Package Outline and Package Dimensions (16-pin TSSOP, 4.40 mm Body, 0.65 mm Pitch)

Package dimensions are kept current with JEDEC Publication No. 95 Ordering Information



Part / Order Number	Marking	Shipping Packaging	Package	Temperature
MK3724G	MK3724G	Tubes	16-pin TSSOP	0 to +70° C
MK3724GTR	MK3724G	Tape and Reel	16-pin TSSOP	0 to +70° C
MK3724GLF	MK3724GL	Tubes	16-pin TSSOP	0 to +70° C
MK3724GLFTR	MK3724GL	Tape and Reel	16-pin TSSOP	0 to +70° C
MK3724GILF	MK3724IL	Tubes	16-pin TSSOP	-40 to +85° C
MK3724GILFTR	MK3724IL	Tape and Reel	16-pin TSSOP	-40 to +85° C

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015
408-284-8200
Fax: 408-284-2775

For Tech Support

<product line email>
<product line phone>

Corporate Headquarters

Integrated Device Technology, Inc.
6024 Silver Creek Valley Road
San Jose, CA 95138
United States
800 345 7015
+408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology
Singapore (1997) Pte. Ltd.
Reg. No. 199707558G
435 Orchard Road
#20-03 Wisma Atria
Singapore 238877
+65 6 887 5505

Europe

IDT Europe, Limited
Prime House
Barnett Wood Lane
Leatherhead, Surrey
United Kingdom KT22 7DE
+44 1372 363 339



www.IDT.com