

3.3 V 1:11 LVCMOS Zero Delay **Clock Generator**

MPC93H52

The MPC93H52 is a 3.3 V compatible, 1:11 PLL based clock generator targeted for high performance clock tree applications. With output frequencies up to 240 MHz and output skews lower than 200 ps the device meets the needs of most demanding clock applications.

Features

- Configurable 11 outputs LVCMOS PLL clock generator
- Fully integrated PLL
- Wide range of output clock frequency of 16.67 MHz to 240 MHz
- Multiplication of the input reference clock frequency by 3, 2, 1, 3÷2, 2÷3, 1÷3 and 1÷2
- 3.3 V LVCMOS compatible
- Maximum output skew of 200 ps
- Supports zero-delay applications
- Designed for high-performance telecom, networking and computing applications
- 32-lead LQFP package
- 32-lead Pb-free Package Available
- Ambient Temperature Range 0°C to +70°C
- Pin and function compatible to the MPC952

LOW VOLTAGE 3.3 V LVCMOS 1:11 **CLOCK GENERATOR**



FA SUFFIX 32-LEAD LQFP PACKAGE **CASE 873A-03**



AC SUFFIX 32-LEAD LQFP PACKAGE **Pb-FREE PACKAGE CASE 873A-03**

Functional Description

The MPC93H52 is a fully 3.3 V compatible PLL clock generator and clock driver. The device has the capability to generate output clock signals of 16.67 to 240 MHz from external clock sources. The internal PLL is optimized for its frequency range and does not require external lock filter components. One output of the MPC93H52 has to be connected to the PLL feedback input FB_IN to close the external PLL feedback path. The output divider of this output setting determines the PLL frequency multiplication factor. This multiplication factor, F_RANGE, and the reference clock frequency must be selected to situate the VCO in its specified lock range. The frequency of the clock outputs can be configured individually for all three output banks by the FSELx pins supporting systems with different but phase-aligned clock frequencies.

The PLL of the MPC93H52 minimizes the propagation delay and, therefore, supports zero-delay applications. All inputs and outputs are LVCMOS compatible. The outputs are optimized to drive parallel terminated 50 Ω transmission lines. Alternatively, each output can drive up to two series terminated transmission lines giving the device an effective fanout of 22.

The device also supports output high-impedance disable and a PLL bypass mode for static system test and diagnosis. The MPC93H52 is package in a 32-lead LQFP.





Figure 1. MPC93H52 Logic Diagram



It is recommended to use an external RC filter for the analog power supply pin V_{CCA} . Please see for details.

Figure 2. MPC93H52 32-Lead Package Pinout (Top View)

Table 1. Pin Configuration

Pin	I/O	Туре	Function
CCLK	Input	LVCMOS	PLL reference clock signal
FB_IN	Input	LVCMOS	PLL feedback signal input, connect to an output
F_RANGE	Input	LVCMOS	PLL frequency range select
FSELA	Input	LVCMOS	Frequency divider select for bank A outputs
FSELB	Input	LVCMOS	Frequency divider select for bank B outputs
FSELC	Input	LVCMOS	Frequency divider select for bank C outputs
PLL_EN	Input	LVCMOS	PLL enable/disable
MR/OE	Input	LVCMOS	Output enable/disable (high-impedance tristate) and device reset
QA0-4, QB0-3, QC0-1	Output	LVCMOS	Clock outputs
GND	Supply	Ground	Negative power supply
V _{CCA}	Supply	V _{CC}	PLL positive power supply (analog power supply). It is recommended to use an external RC filter for the analog power supply pin V_{CCA} . Please see applications section for details.
V _{CC}	Supply	V _{CC}	Positive power supply for I/O and core

Table 2. Function Table

Control	Default	0	1				
F_RAN	F_RANGE, FSELA, FSELB, and FSELC control the operating PLL frequency range and input/output frequency ratios. See Table 7 and Table 8 for supported frequency ranges and output to input frequency ratios.						
F_RANGE	0	VCO ÷ 1 (High input frequency range)	VCO ÷ 2 (Low input frequency range)				
FSELA	0	Output divider ÷ 4	Output divider ÷ 6				
FSELB	0	Output divider ÷ 4	Output divider ÷ 2				
FSELC	0	Output divider ÷ 2	Output divider ÷ 4				
MR/OE	0	Outputs enabled (active)	Outputs disabled (high-impedance state) and reset of the device. During reset, the PLL feedback loop is open and the VCO is operating at its lowest frequency. The MPC93H52 requires reset after any loss of PLL lock. Loss of PLL lock may occur when the external feedback path is interrupted. The length of the reset pulse should be greater than two reference clock cycles (CCLK). The device is reset by the internal poweron reset (POR) circuitry during power-up.				
PLL_EN	0	Normal operation mode with PLL enabled.	Test mode with PLL disabled. CCLK is substituted for the internal VCO output. MPC93H52 is fully static and no minimum frequency limit applies. All PLL related AC characteristics are not applicable.				

Table 3. General Specifications

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V _{TT}	Output Termination Voltage		V _{CC} ÷ 2		V	
MM	ESD (Machine Model)	200			V	
HBM	ESD (Human Body Model)	2000			V	
LU	Latch-Up Immunity	200			mA	
C _{PD}	Power Dissipation Capacitance		10		pF	Per output
C _{IN}	Input Capacitance		4.0		pF	Inputs

Table 4. Absolute Maximum Ratings⁽¹⁾

Symbol	Characteristics	Min	Max	Unit	Condition
V _{CC}	Supply Voltage	-0.3	3.9	V	
V _{IN}	DC Input Voltage	-0.3	V _{CC} +0.3	V	
V _{OUT}	DC Output Voltage	-0.3	V _{CC} +0.3	V	
I _{IN}	DC Input Current		±20	mA	
I _{OUT}	DC Output Current		±50	mA	
T _S	Storage Temperature	-65	125	°C	

^{1.} Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

Table 5. DC Characteristics (V_{CC} = 3.3 V ± 5%, T_A = 0° to 70°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V _{IH}	Input High Voltage	2.0		V _{CC} + 0.3	V	LVCMOS
V _{IL}	Input Low Voltage			0.8	V	LVCMOS
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -24 mA ⁽¹⁾
V _{OL}	Output Low Voltage			0.55 0.30	V V	I _{OL} = 24 mA I _{OL} = 12 mA
Z _{OUT}	Output Impedance		7 – 10		Ω	
I _{IN}	Input Current ⁽²⁾			±200	μΑ	$V_{IN} = V_{CC}$ or $V_{IN} = GND$
I _{CCA}	Maximum PLL Supply Current		8	12	mA	V _{CCA} Pin
I _{CCQ} (3)	Maximum Quiescent Supply Current		10	16	mA	All V _{CC} Pins

^{1.} The MPC93H52 is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50 Ω series terminated transmission lines.

^{2.} Inputs have pull-down resistors affecting the input current.

^{3.} I_{CCQ} is the DC current consumption of the device with all outputs open in high impedance state and the inputs in its default state or open.

Table 6. AC Characteristics (V_{CC} = 3.3 V \pm 5%, T_A = 0° to 70°C)⁽¹⁾

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
f _{ref}	Input reference frequency ÷4 feedback in PLL mode ⁽²⁾ (3) ÷6 feedback	50.0 33.3		120.0 80.0	MHz MHz	
	÷8 feedback	25.0		60.0	MHz	
	÷12 feedback	16.67		40.0	MHz	
	Input reference frequency in PLL bypass mode ⁽⁴⁾	50.0		250.0	MHz	
f _{VCO}	VCO lock frequency range ⁽⁵⁾	200		480	MHz	
f _{MAX}	Output Frequency ÷2 output ⁽⁶⁾	100		240	MHz	
	÷4 output	50		120	MHz	
	÷6 output	33.3		80	MHz	
	÷8 output	25		60	MHz	
	÷12 output	16.67		40	MHz	
t _{PWMIN}	Minimum Reference Input Pulse Width	2.0			ns	
t _r , t _f	CCLK Input Rise/Fall Time ⁽⁷⁾			1.0	ns	0.8 to 2.0 V
$\mathfrak{t}_{(\varnothing)}$	Propagation Delay CCLK to FB_IN (f _{ref} = 50 MHz) (static phase offset)	-200		+200	ps ps	PLL locked
t _{sk(O)}	Output-to-output Skew ⁽⁸⁾ all outputs, any frequency			300	ps	
on(o)	within QA output bank			200	ps	
	within QB output bank			200	ps	
	within QC output bank			100	ps	
DC	Output duty cycle	45	50	55	%	
t _r , t _f	Output Rise/Fall Time	0.1		1.0	ns	0.55 to 2.4 V
$t_{PLZ,\;HZ}$	Output Disable Time			8	ns	
$t_{PZL,\; LZ}$	Output Enable Time			10	ns	
$t_{\rm JIT(CC)}$	Cycle-to-cycle jitter output frequencies mixed all outputs same frequency			150 25	ps	RMS RMS
4				75	ps	RMS
t _{JIT(PER)}	Period Jitter output frequencies mixed all outputs same frequency			20	ps ps	RMS
t _{JIT(∅)}	I/O Phase Jitter ⁽⁹⁾ ÷4 feedback divider RMS (1 σ)		40		ps	
, ,	÷6 feedback divider RMS (1 σ)		40		ps	
	$\div 8$ feedback divider RMS (1 σ)		40		ps	
	÷12 feedback divider RMS (1 σ)		40		ps	
BW	PLL closed loop bandwidth ⁽¹⁰⁾ ÷4 feedback		2.0-8.0		MHz	
	÷6 feedback		1.0-4.0		MHz	
	÷8 feedback		0.8–2.5		MHz	
	÷12 feedback		0.6–1.5		MHz	
t_{LOCK}	Maximum PLL Lock Time			10	ms	

- 1. AC characteristics apply for parallel output termination of 50 Ω to V_{TT}.
- 2. PLL mode requires PLL_EN=0 to enable the PLL and zero-delay operation.
- 3. The PLL may be unstable with a divide by 2 feedback ratio.
- 4. In PLL bypass mode, the MPC93H52 divides the input reference clock.
- 5. The input frequency f_{ref} on CCLK must match the VCO frequency range divided by the feedback divider ratio FB: $f_{ref} = f_{VCO} \div FB$.
- 6. See Table 7 and Table 8 for output divider configurations.
- The MPC93H52 will operate with input rise and fall times up to 3.0 ns, but the AC characteristics, specifically t_(⊘), can only be guaranteed if t_r/t_f are within the specified range.
- 8. See application section for part-to-part skew calculation.
- 9. See application section for a jitter calculation for other confidence factors than 1 $\sigma\!.$
- 10. -3 dB point of PLL transfer characteristics.

APPLICATIONS INFORMATION

Programming the MPC93H52

The MPC93H52 supports output clock frequencies from 16.67 to 240 MHz. Different feedback and output divider configurations can be used to achieve the desired input to output frequency relationship. The feedback frequency and divider should be used to situate the VCO in the frequency lock range between 200 and 480 MHz for stable and optimal operation. The FSELA, FSELB, FSELC pins select the

desired output clock frequencies. Possible frequency ratios of the reference clock input to the outputs are 1:1, 1:2, 1:3, 3:2 as well as 2:3, 3:1 and 2:1. Table 7 illustrates the various output configurations and frequency ratios supported by the MPC93H52. See also Table 8 and Figure 3 to Figure 6 for further reference. A $\div 2$ output divider cannot be used for feedback.

Table 7. MPC93H52 Example Configuration (F_RANGE = 0)

PLL Feedback	fref ⁽¹⁾ [MHz]	FSELA	FSELB	FSELC	QA[0:	4]:fref ratio	QB[0:3]:fref ratio	QC[0	:1]:fref ratio
VCO ÷ 4 ⁽²⁾	50-120	0	0	0	fref	(50-120 MHz)	fref	(50-120 MHz)	fref · 2	(100-240 MHz)
		0	0	1	fref	(50-120 MHz)	fref	(50-120 MHz)	fref	(50-120 MHz)
		1	0	0	fref · 2÷3	(33-80 MHz)	fref	(50-120 MHz)	fref · 2	(100-240 MHz)
		1	0	1	fref · 2÷3	(33-80 MHz)	fref	(50-120 MHz)	fref	(50-120 MHz)
VCO ÷ 6 ⁽³⁾	33.3-80	1	0	0	fref	(33-80 MHz)	fref ⋅3÷2	(50-120 MHz)	fref · 3	(100-240 MHz)
		1	0	1	fref	(33-80 MHz)	fref ⋅3÷2	(50-120 MHz)	fref ⋅3÷2	(50-120 MHz)
		1	1	0	fref	(33-80 MHz)	fref · 3	(100-240 MHz)	fref · 3	(100-240 MHz)
		1	1	1	fref	(33-80 MHz)	fref · 3	(100-240 MHz)	fref ⋅3÷2	(50-120 MHz)


- 1. fref is the input clock reference frequency (CCLK).
- 2. fref is the input clock reference frequency (CCLK).
- 3. fref is the input clock reference frequency (CCLK).

Table 8. MPC93H52 Example Configurations (F_RANGE = 1)

PLL Feedback	fref ⁽¹⁾ [MHz]	FSELA	FSELB	FSELC	QA[0:4	4]:fref ratio	QB[0:	3]:fref ratio	QC[0:	:1]:fref ratio
VCO ÷ 8 ⁽²⁾	25-60	0	0	0	fref	(25-60 MHz)	fref	(25-60 MHz)	fref · 2	(50-120 MHz)
		0	0	1	fref	(25-60 MHz)	fref	(25-60 MHz)	fref	(25-60 MHz)
		1	0	0	fref ·2÷3	(16-40 MHz)	fref	(25-60 MHz)	fref · 2	(50-120 MHz)
		1	0	1	fref ·2÷3	(16-40 MHz)	fref	(25-60 MHz)	fref	(25-60 MHz)
VCO ÷ 12 ⁽³⁾	16.67-40	1	0	0	fref	(16-40 MHz)	fref ·3÷2	(25-60 MHz)	fref · 3	(50-120 MHz)
		1	0	1	fref	(16-40 MHz)	fref ·3÷2	(25-60 MHz)	fref ·3÷2	(25-60 MHz)
		1	1	0	fref	(16-40 MHz)	fref · 3	(50-120 MHz)	fref · 3	(50-120 MHz)
		1	1	1	fref	(16-40 MHz)	fref · 3	(50-120 MHz)	fref ·3÷2	(25-60 MHz)

- 1. fref is the input clock reference frequency (CCLK).
- 2. QAx connected to FB_IN and FSELA=0.
- 3. QAx connected to FB_IN and FSELA=1.


Example Configurations for the MPC93H52



MPC93H52 default configuration (feedback of QB0 = 100 MHz). All control pins are left open.

Frequency range	Min	Max
Input	50 MHz	120 MHz
QA outputs	50 MHz	120 MHz
QB outputs	50 MHz	120 MHz
QC outputs	100 MHz	240 MHz


Figure 3. MPC93H52 Default Configuration



MPC93H52 configuration to multiply the reference frequency by 3, $3 \div 2$ and 1. PLL feedback of QA4 = 33.3 MHz.

Frequency range	Min	Max
Input	25 MHz	60 MHz
QA outputs	50 MHz	120 MHz
QB outputs	50 MHz	120 MHz
QC outputs	100 MHz	240 MHz


Figure 5. MPC93H52 Default Configuration



MPC93H52 zero-delay (feedback of QB0 = 62.5 MHz). All control pins are left open except FSELC = 1. All outputs are locked in frequency and phase to the input clock.

Frequency range	Min	Max
Input	50 MHz	120 MHz
QA outputs	50 MHz	120 MHz
QB outputs	50 MHz	120 MHz
QC outputs	50 MHz	120 MHz

Figure 4. MPC93H52 Default Configuration



MPC93H52 zero-delay (feedback of QB0 = 33.3 MHz). Equivalent to Table 2 except F_RANGE = 1 enabling a lower input and output clock frequency.

Frequency range	Min	Max
Input	25 MHz	60 MHz
QA outputs	25 MHz	60 MHz
QB outputs	25 MHz	60 MHz
QC outputs	25 MHz	60 MHz

Figure 6. MPC93H52 Default Configuration

Power Supply Filtering

The MPC93H52 is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. Random noise on the V_{CCA} (PLL) power supply impacts the device characteristics, for instance, I/O jitter. The MPC93H52 provides separate power supplies for the output buffers (V_{CC}) and the phase-locked loop (V_{CCA}) of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a digital system environment where it is more difficult to minimize noise on the power supplies, a second level of isolation may be required. The simple, but effective, form of isolation is a power supply filter on the V_{CCA} pin for the MPC93H52. Figure 7 illustrates a typical power supply filter scheme. The MPC93H52 frequency and phase stability is most susceptible to noise with spectral content in the 100 kHz to 20 MHz range. Therefore the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop across the series filter resistor R_F. From the data sheet, the I_{CCA} current (the current sourced through the V_{CCA} pin) is typically 8 mA (12 mA maximum), assuming that a minimum of 2.98 V must be maintained on the V_{CCA} pin. The resistor R_{F} shown in Figure 7 should have a resistance of 5–25 Ω to meet the voltage drop criteria.




Figure 7. V_{CCA} Power Supply Filter

The minimum values for R_F and the filter capacitor C_F are defined by the required filter characteristics: the RC filter should provide an attenuation greater than 40 dB for noise whose spectral content is above 100 kHz. In the example RC filter shown in Figure 7, the filter cut-off frequency is around 3-5 kHz, and the noise attenuation at 100 kHz is better than 42 dB.

As the noise frequency crosses the series resonant point of an individual capacitor, its overall impedance begins to look inductive and, thus, increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. Although the MPC93H52 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL), there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in

this section should be adequate to eliminate power supply noise related problems in most designs.

Using the MPC93H52 in Zero-Delay Applications

Nested clock trees are typical applications for the MPC93H52. Designs using the MPC93H52 as LVCMOS PLL fanout buffer with zero insertion delay will show significantly lower clock skew than clock distributions developed from CMOS fanout buffers. The external feedback option of the MPC93H52 clock driver allows for its use as a zero delay buffer. One example configuration is to use a ÷4 output as a feedback to the PLL and configuring all other outputs to a divide-by-4 mode. The propagation delay through the device is virtually eliminated. The PLL aligns the feedback clock output edge with the clock input reference edge resulting a near zero delay through the device. The maximum insertion delay of the device in zero-delay applications is measured between the reference clock input and any output. This effective delay consists of the static phase offset, I/O jitter (phase or long-term jitter), feedback path delay and the output-to-output skew error relative to the feedback output.

Calculation of Part-to-Part Skew

The MPC93H52 zero delay buffer supports applications where critical clock signal timing can be maintained across several devices. If the reference clock inputs of two or more MPC93H52 are connected together, the maximum overall timing uncertainty from the common CCLK input to any output is:

$$t_{SK(PP)} = t_{(\varnothing)} + t_{SK(O)} + t_{PD, LINE(FB)} + t_{JIT(\varnothing)} \bullet CF$$

This maximum timing uncertainty consist of 4 components: static phase offset, output skew, feedback board trace delay and I/O (phase) jitter:




Figure 8. MPC93H51 Maximum Device-to-Device Skew

Due to the statistical nature of I/O jitter a RMS value (1 σ) is specified. I/O jitter numbers for other confidence factors (CF) can be derived from Table 9.

Table 9. Confidence Factor CF

CF	Probability of Clock Edge within the Distribution
± 1σ	0.68268948
± 2σ	0.95449988
± 3σ	0.99730007
\pm 4σ	0.99993663
± 5σ	0.9999943
± 6σ	0.9999999

The feedback trace delay is determined by the board layout and can be used to fine-tune the effective delay through each device. In the following example calculation, an I/O jitter confidence factor of 99.7% $(\pm\,3\sigma)$ is assumed, resulting in a worst case timing uncertainty from input to any output of –445 ps to 395 ps relative to CCLK:

$$t_{SK(PP)} = [-200ps...150ps] + [-200ps...200ps] + [(15ps • -3)...(15ps • 3)] + t_{PD, LINE(FB)}$$

 $t_{SK(PP)} = [-445ps...395ps] + t_{PD, LINE(FB)}$

Driving Transmission Lines

The MPC93H52 clock driver was designed to drive high-speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user, the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20 $\Omega,$ the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines, the reader is referred to Freescale application note AN1091. In most high performance clock networks, point-to-point distribution of signals is the method of choice. In a point-to-point scheme, either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50 Ω resistance to $V_{\rm CC}\div2.$

This technique draws a fairly high level of DC current and, thus, only a single terminated line can be driven by each output of the MPC93H52 clock driver. For the series terminated case, however, there is no DC current draw, thus the outputs can drive multiple series terminated lines.

Figure 9 illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme, the fanout of the MPC93H52 clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 9. Single versus Dual Transmission Lines

The waveform plots in Figure 10 and Figure 11 show the simulation results of an output driving a single line versus two lines. In both cases, the drive capability of the MPC93H51 output buffer is more than sufficient to drive 50 Ω transmission lines on the incident edge. Note from the delay measurements in the simulations, a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC93H51. The output waveform in Figure 10 and Figure 11 shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 36 Ω series resistor, plus the output impedance, does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$V_{L} = V_{S} (Z_{0} \div (R_{S} + R_{0} + Z_{0}))$$

$$Z_{0} = 50 \Omega \parallel 50 \Omega$$

$$R_{S} = 40 \Omega \parallel 40 \Omega$$

$$R_{0} = 10 \Omega$$

$$V_{L} = 3.0 (25 \div (20 + 10 + 25))$$

$$= 1.36 \text{ V}$$

At the load end, the voltage will double, due to the near unity reflection coefficient, to 2.7 V. It will then increment towards the quiescent 3.0 V in steps separated by one round trip delay (in this case 4.0 ns).

Since this step is well above the threshold region, it will not cause any false clock triggering; however, designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 11 should be used. In this case, the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance, the line impedance is perfectly matched.




Figure 10. Single versus Dual Waveforms




Figure 11. Optimized Dual Line Termination






Figure 12. CCLK MPC93H52 AC Test Reference for V_{CC} = 3.3 V and V_{CC} = 2.5 V




The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 13. Output-to-Output Skew t_{SK(O)}



The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage

Figure 15. Output Duty Cycle (DC)



The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

Figure 17. Cycle-to-Cycle Jitter






Figure 14. Propagation Delay ($\mathbf{t}_{(\varnothing)}$, status phase offset) Test Reference



The deviation in t_0 for a controlled edge with respect to a t_0 mean in a random sample of cycles

Figure 16. I/O Jitter



The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles

Figure 18. Period Jitter







Figure 19. Output Transition Time Test Reference


PACKAGE DIMENSIONS







CASE 873A-03 ISSUE B 32-LEAD LQFP PACKAGE



- NOTES:
 1. DIMENSIONS ARE IN MILLIMETERS.
 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 3. DATUMS A, B, AND D TO BE DETERMINED AT DATUM PLANE H.
 4. DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE C.
 5. DIMENSIONS D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM D DIMENSION BY MORE THAN 0.8-mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION: 0.07-mm.
 6. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. 1.100-2.5-mm PER SIDE. D1 AND E1 ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
 2. EYACT SHAPE OF EACH CORNER IS OPTIONAL
- PLASTIC BODY SIZE DIMENSIONS INCLUDING
 MOLD MISMATCH.

 A EXACT SHAPE OF EACH CORNER IS OPTIONAL.

 8. THESE DIMENSIONS APPLY TO THE FLAT
 SECTION OF THE LEAD BETWEEN 0.1-mm AND
 0.25-mm FROM THE LEAD TIP.

	MILLIMETERS		
DIM	MIN	MAX	
Α	1.40	1.60	
A1	0.05	0.15	
A2	1.35	1.45	
b	0.30	0.45	
b1	0.30	0.40	
С	0.09	0.20	
c1	0.09	0.16	
D	9.00 BSC		
D1	7.00 BSC		
е	0.80 BSC		
Е	9.00 BSC		
E1	7.00 BSC		
L	0.50	0.70	
L1	1.00 REF		
q	0°	7°	
q1	12	REF	
R1	0.08	0.20	
R2	0.08		
S	0.20 REF		

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200

Fax: 408-284-2775

For Tech Support

netcom@idt.com 480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA