

3.3 V 1:8 LVCMOS PLL Clock Generator

MPC9653A

The MPC9653A is a 3.3 V compatible, 1:8 PLL based clock generator and zero-delay buffer targeted for high performance low-skew clock distribution in mid-range to high-performance telecom, networking and computing applications. With output frequencies up to 125 MHz and output skews less than 150 ps the device meets the needs of the most demanding clock applications.

Features

- 1:8 PLL based low-voltage clock generator
- · Supports zero-delay operation
- 3.3 V power supply
- Generates clock signals up to 125 MHz
- PLL guaranteed to lock down to 145 MHz, output frequency = 36.25 MHz
- Maximum output skew of 150 ps
- · Differential LVPECL reference clock input
- · External PLL feedback
- Drives up to 16 clock lines
- 32-lead LQFP packaging
- · 32-lead Pb-free Package Available
- Ambient temperature range 0°C to +70°C
- Pin and function compatible to the MPC953 and MPC9653

LOW VOLTAGE 3.3 V LVCMOS 1:8 PLL CLOCK GENERATOR



FA SUFFIX 32-LEAD LQFP PACKAGE CASE 873A-03



AC SUFFIX 32-LEAD LQFP PACKAGE CASE 873A-03


Functional Description

The MPC9653A utilizes PLL technology to frequency lock its outputs onto an input reference clock. Normal operation of the MPC9653A requires the connection of the QFB output to the feedback input to close the PLL feedback path (external feedback). With the PLL locked, the output frequency is equal to the reference frequency of the device and VCO_SEL selects the operating frequency range of 25 to 62.5 MHz or 50 to 125 MHz. The two available post-PLL dividers selected by VCO_SEL (divide-by-4 or divide-by-8) and the reference clock frequency determine the VCO frequency. Both must be selected to match the VCO frequency range. The internal VCO of the MPC9653A is running at either 4x or 8x of the reference clock frequency. The MPC9653A is guaranteed to lock in a low power PLL mode in the high frequency range (VCO_SEL = 0) down to PLL = 145 MHz or F_{ref} = 36.25 MHz.

The MPC9653A has a differential LVPECL reference input along with an external feedback input. The device is ideal for use as a zero delay, low skew fanout buffer. The device performance has been tuned and optimized for zero delay performance.

The PLL_EN and BYPASS controls select the PLL bypass configuration for test and diagnosis. In this configuration, the selected input reference clock is bypassing the PLL and routed either to the output dividers or directly to the outputs. The PLL bypass configurations are fully static and the minimum clock frequency specification and all other PLL characteristics do not apply. The outputs can be disabled (high-impedance) and the device reset by asserting the MR/OE pin. Asserting MR/OE also causes the PLL to loose lock due to missing feedback signal presence at FB_IN. Deasserting MR/OE will enable the outputs and close the phase locked loop, enabling the PLL to recover to normal operation.

The MPC9653A is fully 3.3 V compatible and requires no external loop filter components. The inputs (except PCLK) accept LVC-MOS signals while the outputs provide LVCMOS compatible levels with the capability to drive terminated 50 Ω transmission lines. For series terminated transmission lines, each of the MPC9653A outputs can drive one or two traces giving the devices an effective fanout of 1:16. The device is packaged in a 7x7 mm² 32-lead LQFP package.



Note 1. PLL will lock @ 145 MHz

Figure 1. MPC9653A Logic Diagram




Figure 2. MPC9653A 32-Lead Package Pinout (Top View)

Table 1. Pin Configuration

Pin	I/O	Туре	Function
PCLK, PCLK	Input	LVPECL	PECL reference clock signal
FB_IN	Input	LVCMOS	PLL feedback signal input, connect to QFB
VCO_SEL	Input	LVCMOS	Operating frequency range select
BYPASS	Input	LVCMOS	PLL and output divider bypass select
PLL_EN	Input	LVCMOS	PLL enable/disable
MR/OE	Input	LVCMOS	Output enable/disable (high-impedance tristate) and device reset
Q0-7	Output	LVCMOS	Clock outputs
QFB	Output	LVCMOS	Clock output for PLL feedback, connect to FB_IN
GND	Supply	Ground	Negative power supply (GND)
V _{CC_PLL}	Supply	V _{CC}	PLL positive power supply (analog power supply). It is recommended to use an external RC filter for the analog power supply pin V _{CC_PLL} . Refer to APPLICATIONS INFORMATION for details.
V _{CC}	Supply	V _{CC}	Positive power supply for I/O and core. All V _{CC} pins must be connected to the positive power supply for correct operation

Table 2. Function Table

Control	Default	0	1
PLL_EN	1	Test mode with PLL bypassed. The reference clock (PCLK) is substituted for the internal VCO output. MPC9653A is fully static and no minimum frequency limit applies. All PLL related AC characteristics are not applicable.	Selects the VCO output ¹
BYPASS	1	Test mode with PLL and output dividers bypassed. The reference clock (PCLK) is directly routed to the outputs. MPC9653A is fully static and no minimum frequency limit applies. All PLL related AC characteristics are not applicable.	Selects the output dividers.
VCO_SEL	1	VCO \div 1 (High frequency range). $f_{REF} = f_{Q0-7} = 4 \cdot f_{VCO}$	VCO \div 2 (Low output range). $f_{REF} = f_{Q0-7} = 8 \cdot f_{VCO}$
MR/OE	0	Outputs enabled (active)	Outputs disabled (high-impedance state) and reset of the device. During reset the PLL feedback loop is open. The VCO is tied to its lowest frequency. The length of the reset pulse should be greater than one reference clock cycle (PCLK).

^{1.} PLL operation requires $\overline{\text{BYPASS}} = 1$ and PLL_EN = 1.

Freescale Timing Solutions Organization has been acquired by Integrated Device Technology, Inc

Table 3. General Specifications

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V _{TT}	Output Termination Voltage		V _{CC} ÷ 2		V	
MM	ESD Protection (Machine Model)	200			V	
НВМ	ESD Protection (Human Body Model)	2000			V	
LU	Latch-Up Immunity	200			mA	
C _{PD}	Power Dissipation Capacitance		10		pF	Per output
C _{IN}	Input Capacitance		4.0		pF	Inputs

Table 4. Absolute Maximum Ratings¹

Symbol	Characteristics	Min	Max	Unit	Condition
V _{CC}	Supply Voltage	-0.3	3.9	V	
V _{IN}	DC Input Voltage	-0.3	V _{CC} + 0.3	V	
V _{OUT}	DC Output Voltage	-0.3	V _{CC} + 0.3	V	
I _{IN}	DC Input Current		±20	mA	
I _{OUT}	DC Output Current		±50	mA	
T _S	Storage Temperature	-65	125	°C	

Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions
or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not
implied.

Table 5. DC Characteristics (V_{CC} = 3.3 V ± 5%, T_A = 0°C to 70°C)

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
V _{IH}	Input high voltage	2.0		V _{CC} + 0.3	V	LVCMOS
V _{IL}	Input low voltage			0.8	V	LVCMOS
V _{PP}	Peak-to-peak input voltage (PCLK)	300			mV	LVPECL
V _{CMR} ¹	Common Mode Range (PCLK)	1.0		V _{CC} – 0.6	٧	LVPECL
V _{OH}	Output High Voltage	2.4			٧	$I_{OH} = -24 \text{ mA}^2$
V _{OL}	Output Low Voltage			0.55 0.30	V V	I _{OL} = 24 mA I _{OL} = 12 mA
Z _{OUT}	Output impedance		14 – 17		Ω	
I _{IN}	Input Current ³			±200	μΑ	$V_{IN} = V_{CC}$ or GND
I _{CC_PLL}	Maximum PLL Supply Current		5.0	10	mA	V _{CC_PLL} Pin
I _{CCQ} ⁴	Maximum Quiescent Supply Current			10	mA	All V _{CC} Pins

V_{CMR} (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (DC) specification.

- 3. Inputs have pull-down or pull-up resistors affecting the input current.
- OE/MR = 1 (outputs in high-impedance state).

^{2.} The MPC9653A is capable of driving 50 Ω transmission lines on the incident edge. Each output drives one 50 Ω parallel terminated transmission line to a termination voltage of V_{TT}. Alternatively, the device drives up to two 50 Ω series terminated transmission lines. The MPC9653A meets the V_{OH} and V_{OL} specification of the MPC953 (V_{OH} > V_{CC} -0.6 V at I_{OH} = -20 mA and V_{OL} > 0.6 V at I_{OL} = 20 mA).

Table 6. AC Characteristics $(V_{CC} = 3.3 \text{ V} \pm 5\%, T_A = 0^{\circ}\text{C to } 70^{\circ}\text{C})^1$

Symbol	Characteristics	Min	Тур	Max	Unit	Condition
f _{REF}	Input Reference Frequency ÷ 4 feedback ² PLL Mode, External Feedback ÷ 8 feedback ³	50 25		125 62.5	MHz MHz	PLL locked PLL locked
	Input reference frequency in PLL bypass mode ⁴	0		200	MHz	
f _{VCO}	VCO Operating Frequency Range ^{5, 6}	200		500	MHz	
f _{VCOlock}	VCO Lock Frequency Range ⁷	145		500	MHz	
f _{MAX}	Output Frequency ÷ 4 feedback ² ÷ 8 feedback ³	50 25		125 62.5	MHz MHz	PLL locked PLL locked
V _{PP}	Peak-to-Peak Input Voltage PCLK	450		1000	mV	LVPECL
V _{CMR} ⁸	Common Mode Range PCLK	1.2		V _{CC} - 0.75	V	LVPECL
t _{PW, MIN}	Input Reference Pulse Width ⁹	2		00	ns	
t _(Ø)	Propagation Delay (static phase offset) ¹⁰ PCLK to FB_IN	– 75		125	ps	PLL locked
t _{PD}	Propagation Delay PLL and divider bypass (BYPASS = 0), PCLK to Q0–7 PLL disable (BYPASS = 1 and PLL_EN = 0), PCLK to Q0–7	1.2 3.0		3.3 7.0	ns ns	
t _{sk(O)}	Output-to-Output Skew ¹¹			150	ps	
t _{sk(PP)}	Device-to-Device Skew in PLL and Divider Bypass ¹²			1.5	ns	BYPASS = 0
DC	Output Duty Cycle	45	50	55	%	PLL locked
t _R , t _F	Output Rise/Fall Time	0.1		1.0	ns	0.55 to 2.4 V
t _{PLZ, HZ}	Output Disable Time			7.0	ns	
t _{PZL, LZ}	Output Enable Time			6.0	ns	
t _{JIT(CC)}	Cycle-to-Cycle jitter			100	ps	
t _{JIT(PER)}	Period Jitter			100	ps	
t _{JIT(∅)}	I/O Phase Jitter ¹³ RMS (1σ)			25	ps	
BW	PLL closed loop bandwidth ¹⁴ ÷ 4 feedback ² PLL mode, external feedback ÷ 8 feedback ³			0.8 – 4 0.5 – 1.3	MHz MHz	
t _{LOCK}	Maximum PLL Lock Time			10	ms	

- 1. AC characteristics apply for parallel output termination of 50 Ω to V_{TT} .
- 2. ÷ 4 PLL feedback (high frequency range) requires VCO_SEL = 0, PLL_EN = 1, BYPASS = 1 and MR/OE = 0.
- 3. ÷8 PLL feedback (low frequency range) requires VCO_SEL = 1, PLL_EN = 1, BYPASS = 1 and MR/OE = 0.
- 4. In bypass mode, the MPC9653A divides the input reference clock.
- 5. The input frequency f_{REF} must match the VCO frequency range divided by the feedback divider ratio FB: $f_{REF} = f_{VCO} \div FB$.
- 6. f_{VCO} is frequency range where AC parameters are guaranteed.
- 7. $f_{VCOlock}$ is frequency range that the PLL guaranteed to lock, AC parameters only guaranteed over f_{VCO} .
- 8. V_{CMR} (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the V_{CMR} range and the input swing lies within the V_{PP} (AC) specification. Violation of V_{CMR} or V_{PP} impacts static phase offset t_(Ø).
- Calculation of reference duty cycle limits: DC_{REF,MIN} = t_{PW,MIN} · f_{REF} · 100% and DC_{REF,MAX} = 100% DC_{REF,MIN}.
 For example, at f_{REF} = 100 MHz the input duty cycle range is 20% < DC < 80%.
- 10. Valid for f_{REF} = 50 MHz and FB = ÷ 8 (VCO_SEL = 1). For other reference frequencies: t_(⊘) [ps] = 50 ps ± (1 ÷ (120 ⋅ f_{REF})).
- 11. Refer to the Application Information section for part-to-part skew calculation in PLL zero-delay mode.
- 12. For a specified temperature and voltage, includes output skew.
- 13. I/O phase jitter is reference frequency dependent. Refer to APPLICATIONS INFORMATION section for details.
- 14. -3 dB point of PLL transfer characteristics.

APPLICATIONS INFORMATION

Programming the MPC9653A

The MPC9653A supports output clock frequencies from 25 to 125 MHz. Two different feedback divider configurations can be used to achieve the desired frequency operation range. The feedback divider (VCO_SEL) should be used to situate the VCO in the frequency lock range between 200 and 500 MHz for stable and optimal operation. Two operating frequency ranges

are supported: 25 to 62.5 MHz and 50 to 125 MHz. Table 7 illustrates the configurations supported by the MPC9653A. PLL zero-delay is supported if BYPASS = 1, PLL_EN = 1 and the input frequency is within the specified PLL reference frequency range.

Table 7. MPC9653A Configurations (QFB connected to FB_IN)

BYPASS	DII EN	VCO 851	Onevetien	Frequency			
BYPASS PLL_EN	VCO_SEL	Operation	Ratio	Output Range (f _{Q0-7})	vco		
0	Х	Х	Test mode: PLL and divider bypass	$f_{Q0-7} = f_{REF}$	0 – 200 MHz	n/a	
1	0	0	Test mode: PLL bypass	$f_{Q0-7} = f_{REF} \div 4$	0 – 50 MHz	n/a	
1	0	1	Test mode: PLL bypass	$f_{Q0-7} = f_{REF} \div 8$	0 – 25 MHz	n/a	
1	1	0	PLL mode (high frequency range)	$f_{Q0-7} = f_{REF}$	50 to 125 MHz	$f_{VCO} = f_{REF} \cdot 4$	
1	1	1	PLL mode (low frequency range)	$f_{Q0-7} = f_{REF}$	25 to 62.5 MHz	$f_{VCO} = f_{REF} \cdot 8$	

Power Supply Filtering

The MPC9653A is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. Random noise on the $V_{\mbox{\footnotesize{CCA_PLL}}}$ power supply impacts the device characteristics. for instance I/O jitter. The MPC9653A provides separate power supplies for the output buffers (V_{CC}) and the phase-locked loop $(V_{CCA\ PLL})$ of the device. The purpose of this design technique is to isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a digital system environment where it is more difficult to minimize noise on the power supplies a second level of isolation may be required. The simple but effective form of isolation is a power supply filter on the $\rm V_{CC\ PLL}$ pin for the MPC9653A. Figure 3 illustrates a typical power supply filter scheme. The MPC9653A frequency and phase stability is most susceptible to noise with spectral content in the 100 kHz to 20 MHz range. Therefore, the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop across the series filter resistor R_E. From the data sheet the I_{CCA} current (the current sourced through the V_{CC_PLL} pin) is typically 5 mA (10 mA maximum), assuming that a minimum of 2.985 V must be maintained on the $V_{CC\ PLL}$ pin.




Figure 3. V_{CC PLL} Power Supply Filter

The minimum values for R_{F} and the filter capacitor C_{F} are defined by the required filter characteristics: the RC filter should provide an attenuation greater than 40 dB for noise whose spectral content is above 100 kHz. In the example RC filter shown in Figure 3, the filter cut-off frequency is around 4 kHz and the noise attenuation at 100 kHz is better than 42 dB.

As the noise frequency crosses the series resonant point of an individual capacitor its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. Although the MPC9653A has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully differential PLL) there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.

Using the MPC9653A in Zero-Delay Applications

Nested clock trees are typical applications for the MPC9653A. Designs using the MPC9653A as LVCMOS PLL fanout buffer with zero insertion delay will show significantly lower clock skew than clock distributions developed from CMOS fanout buffers. The external feedback option of the MPC9653A clock driver allows for its use as a zero-delay buffer. The PLL aligns the feedback clock output edge with the clock input reference edge resulting a near zero delay through the device (the propagation delay through the device is virtually eliminated). The maximum insertion delay of the device in zero-delay applications is measured between the reference clock input and any output. This effective delay consists of the static phase offset, I/O jitter (phase or long-term jitter), feedback path delay and the output-to-output skew error relative to the feedback output.

Calculation of Part-to-Part Skew

The MPC9653A zero delay buffer supports applications where critical clock signal timing can be maintained across several devices. If the reference clock inputs of two or more MPC9653As are connected together, the maximum overall timing uncertainty from the common PCLK input to any output is:

$$t_{SK(PP)} = t_{(\varnothing)} + t_{SK(O)} + t_{PD, LINE(FB)} + t_{JIT(\varnothing)} \cdot CF$$

This maximum timing uncertainty consist of 4 components: static phase offset, output skew, feedback board trace delay and I/O (phase) jitter:




Figure 4. MPC9653A Maximum Device-to-Device Skew

Due to the statistical nature of I/O jitter a RMS value (1 σ) is specified. I/O jitter numbers for other confidence factors (CF) can be derived from Table 8.

Table 8. Confidence Factor CF

CF	Probability of clock edge within the distribution
± 1σ	0.68268948
± 2σ	0.95449988
± 3σ	0.99730007
± 4σ	0.99993663
± 5σ	0.9999943
± 6σ	0.9999999

The feedback trace delay is determined by the board layout and can be used to fine-tune the effective delay through each device. In the following example calculation a I/O jitter confidence factor of 99.7% $(\pm\,3\sigma)$ is assumed, resulting in a worst case timing uncertainty from input to any output of -197 ps to 297 ps (at 125 MHz reference frequency) relative to PCLK:

$$t_{SK(PP)} = [-17ps...117ps] + [-150ps...150ps] + [(10ps@-3)...(10ps@-3)] + t_{PD-LINF(FB)}$$

$$t_{SK(PP)} = [-197ps...297ps] + t_{PD, LINE(FB)}$$

Due to the frequency dependence of the I/O jitter, Figure 5, can be used for a more precise timing performance analysis.




Figure 5. Maximum I/O Jitter versus Frequency

Driving Transmission Lines

The MPC9653A clock driver was designed to drive high speed signals in a terminated transmission line environment. To provide the optimum flexibility to the user the output drivers were designed to exhibit the lowest impedance possible. With an output impedance of less than 20 Ω the drivers can drive either parallel or series terminated transmission lines. For more information on transmission lines the reader is referred to Motorola application note AN1091. In most high performance clock networks point-to-point distribution of signals is the method of choice. In a point-to-point scheme either series terminated or parallel terminated transmission lines can be used. The parallel technique terminates the signal at the end of the line with a 50 Ω resistance to $V_{\rm CC} \div 2$.

This technique draws a fairly high level of DC current and thus only a single terminated line can be driven by each output of the MPC9653A clock driver. For the series terminated case however there is no DC current draw, thus the outputs can drive multiple series terminated lines. Figure 5, illustrates an output driving a single series terminated line versus two series terminated lines in parallel. When taken to its extreme the fanout of the MPC9653A clock driver is effectively doubled due to its capability to drive multiple lines.




Figure 6. Single versus Dual Transmission Lines

The waveform plots in Figure 7 show the simulation results of an output driving a single line versus two lines. In both cases the drive capability of the MPC9653A output buffer is more than sufficient to drive 50 Ω transmission lines on the incident edge. Note from the delay measurements in the simulations a delta of only 43 ps exists between the two differently loaded outputs. This suggests that the dual line driving need not be used exclusively to maintain the tight output-to-output skew of the MPC9653A. The output waveform in Figure 7 shows a step in the waveform, this step is caused by the impedance mismatch seen looking into the driver. The parallel combination of the 36 Ω series resistor plus the output impedance does not match the parallel combination of the line impedances. The voltage wave launched down the two lines will equal:

$$\begin{aligned} &V_L &= V_S \left(Z_0 \div (R_S + R_0 + Z_0) \right) \\ &Z_0 &= 50 \ \Omega \ || \ 50 \ \Omega \\ &R_S &= 36 \ \Omega \ || \ 36 \ \Omega \\ &R_0 &= 14 \ \Omega \\ &V_L &= 3.0 \ (25 \div (18 + 14 + 25)) \\ &= 1.31 \ V \end{aligned}$$

At the load end the voltage will double, due to the near unity reflection coefficient, to 2.6 V. It will then increment towards the quiescent 3.0 V in steps separated by one round trip delay (in this case 4.0 ns).




Figure 7. Single versus Dual Waveforms

Since this step is well above the threshold region it will not cause any false clock triggering, however designers may be uncomfortable with unwanted reflections on the line. To better match the impedances when driving multiple lines the situation in Figure 8, should be used. In this case the series terminating resistors are reduced such that when the parallel combination is added to the output buffer impedance the line impedance is perfectly matched.




Figure 8. Optimized Dual Line Termination






Figure 9. MPC9653A AC Test Reference




The pin-to-pin skew is defined as the worst case difference in propagation delay between any similar delay path within a single device

Figure 10. Output-to-Output Skew t_{SK(O)}



The time from the PLL controlled edge to the non controlled edge, divided by the time between PLL controlled edges, expressed as a percentage

Figure 12. Output Duty Cycle (DC)



The variation in cycle time of a signal between adjacent cycles, over a random sample of adjacent cycle pairs

Figure 14. Cycle-to-Cycle Jitter




Figure 16. Output Transition Time Test Reference





Figure 11. Propagation delay (t_(PD), static phase offset) Test Reference



The deviation in t_0 for a controlled edge with respect to a T_0 mean in a random sample of cycles

Figure 13. I/O Jitter



The deviation in cycle time of a signal with respect to the ideal period over a random sample of cycles

Figure 15. Period Jitter

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200

Fax: 408-284-2775

For Tech Support

netcom@idt.com 480-763-2056

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA