

Tsi107[™] Hardware Specification

Document Number: 80C2000_MA002_06

Document Status: Formal Revision Date: January 2007



Tundra Semiconductor Corporation

Trademarks

TUNDRA is a registered trademark of Tundra Semiconductor Corporation (Canada, U.S., and U.K.). TUNDRA, the Tundra logo, Tsi107, and Silicon Behind the Network, are trademarks of Tundra Semiconductor Corporation. All other registered and unregistered marks (including trademarks, service marks and logos) are the property of their respective owners. The absence of a mark identifier is not a representation that a particular product name is not a mark.

Copyright

Copyright © January 2007 Tundra Semiconductor Corporation. All rights reserved. Published in Canada

This document contains information that is proprietary to Tundra and may be used for non-commercial purposes within your organization in support of Tundra products. No other use or transmission of all or any part of this document is permitted without written permission from Tundra, and must include all copyright and other proprietary notices. Use or transmission of all or any part of this document in violation of any applicable Canadian or other legislation is hereby expressly prohibited. User obtains no rights in the information or in any product, process, technology or trademark which it includes or describes, and is expressly prohibited from modifying the information or creating derivative works without the express written consent of Tundra.

Disclaimer

Tundra assumes no responsibility for the accuracy or completeness of the information presented, which is subject to change without notice. Tundra products may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. In no event will Tundra be liable for any direct, indirect, special, incidental or consequential damages, including lost profits, lost business or lost data, resulting from the use of or reliance upon the information, whether or not Tundra has been advised of the possibility of such damages. The information contained in this document does not affect or change Tundra's product warranties.

Mention of non-Tundra products or services is for information purposes only and constitutes neither an endorsement nor a recommendation.



About this Document

This section discusses general document information about the *Tsi107 Hardware Specification*. The following topics are described:

- "Scope" on page 3
- "Revision History" on page 3

Scope

The *Tsi107 Hardware Specification* provides electrical and physical information about the Tsi107. It is intended for hardware engineers who are designing system interconnect applications with the device.

Revision History

80C2000_MA002_06, Formal, January 2007

- Added lead-free ball composition information (see "Package Parameters" on page 33).
- Updated the part numbers table (see "Part Numbers" on page 51).
- Added information about Tundra's part numbering system (see "Part Number Information" on page 52).
- Updated the part marking diagram to support all Tsi107 package variants (see "Part Marking" on page 53).

80C2000_MA002_05, Formal, July 2005

This document includes new ordering information for Pb-free packaging (for more information, see "Ordering Information" on page 51).

Tsi107 Hardware Specification

This document provides an overview of the Tsi107 PowerPC Host Bridge for high-performance embedded systems. The Tsi107 is a cost-effective, general-purpose device for applications using PCI in networking infrastructure, telecommunications, and other embedded markets. It can be used in applications such as network routers and switches, mass storage subsystems, network appliances, and print and imaging systems.

This document describes pertinent electrical and physical characteristics of the Tsi107. For functional characteristics of the processor, refer to the *Tsi107 PowerPC Host Bridge User Manual*.

NOTE:

Sections 1.1 to 1.7 of this document cover the following Tsi107 part numbers: Tsi107C-100JE, Tsi107C-100JETR, and Tsi107D-100JE.

For changes to the electrical and physical characteristics for the 133 MHz Tsi107, part number Tsi107D-133LE, see Section 1.8, "133 MHz Tsi107 Hardware Specification Changes".

(See also Section 1.9, "Ordering Information" for the complete list of part numbers.)

This document contains the following topics:

Topic	Page
Section 1.1, "Overview"	6
Section 1.2, "Features"	7
Section 1.3, "General Parameters"	8
Section 1.4, "Electrical and Thermal Characteristics"	9
Section 1.5, "Package Description"	33
Section 1.6, "PLL Configuration"	41
Section 1.7, "System Design Information"	41

Section 1.8, "133 MHz Tsi107 Hardware Specification Changes"	48
Section 1.9, "Ordering Information"	51

To locate any updates for this document, refer to the Tundra web site at www.tundra.com.

1.1 Overview

The Tsi107 integrates a PCI bridge, memory controller, DMA controller, PIC timers, a message unit with an Intelligent Input/Output (I_2O) message controller, and an Inter-Integrated Circuit (I^2C) controller. The integration reduces the overall packaging requirements and the number of discrete devices required for an embedded system.

Figure 1 shows the major functional units within the Tsi107. Note that this block diagram is intended to show basic features rather than an attempt to show how these features are physically implemented.




Figure 1. Tsi107 Block Diagram

1.2 Features

The Tsi107 provides an integrated high-bandwidth, high-performance interface for up to two 60x processors, the PCI bus, and main memory. This section summarizes the major features of the Tsi107, as follows:

- Memory interface
 - 64-/32-bit 100-MHz bus
 - Programmable timing supporting either FPM DRAM, EDO DRAM, or SDRAM
 - High-bandwidth bus (32-/64-bit data bus) to DRAM
 - Supports one to eight banks of 4-, 16-, 64-, or 128-Mbit memory devices, and up to four banks of 256-Mbit SDRAM devices
 - Supports 1-Mbyte to 1-Gbyte DRAM memory
 - 144 Mbytes of ROM space
 - 8-, 32-, or 64-bit ROM
 - Write buffering for PCI and processor accesses
 - Supports normal parity, read-modify-write (RMW), or ECC
 - Data-path buffering between memory interface and processor
 - Low-voltage TTL logic (LVTTL) interfaces
 - Port X: 8-, 32-, or 64-bit general-purpose I/O port using ROM controller interface with programmable address strobe timing
- 32-bit PCI interface operating up to 66 MHz
 - PCI 2.1-compliant
 - PCI 5.0-V tolerance
 - Support for PCI locked accesses to memory
 - Support for accesses to PCI memory, I/O, and configuration spaces
 - Selectable big- or little-endian operation
 - Store gathering of processor-to-PCI write and PCI-to-memory write accesses
 - Memory prefetching of PCI read accesses
 - Selectable hardware-enforced coherency
 - PCI bus arbitration unit (five request/grant pairs)
 - PCI agent mode capability
 - Address translation unit
 - Some internal configuration registers accessible from PCI
- Two-channel integrated DMA controller (writes to ROM/Port X not supported)
 - Supports direct mode or chaining mode (automatic linking of DMA transfers)
 - Supports scatter gathering—read or write discontinuous memory
 - Interrupt on completed segment, chain, and error
 - Local-to-local memory
 - PCI-to-PCI memory
 - PCI-to-local memory
 - PCI memory-to-local memory

- Message unit
 - Two doorbell registers
 - An extended doorbell register mechanism that facilitates interprocessor communication through interrupts in a dual-local-processor system
 - Two inbound and two outbound messaging registers
 - I₂O message controller
- I²C controller with full master/slave support (except broadcast all)
- Programmable interrupt controller (PIC)
 - Five hardware interrupts (IRQs) or 16 serial interrupts
 - Four programmable timers
- Integrated PCI bus, CPU, and SDRAM clock generation
- Programmable PCI bus, 60x, and memory interface output drivers
- Dynamic power management supporting 60x nap, doze, and sleep modes
- Programmable input and output signals with watchpoint capability
- Built-in PCI bus performance monitor facility
- Debug features
 - Error injection/capture on data path
 - IEEE 1149.1 (JTAG)/test interface
- Processor interface
 - Supports up to two PowerPC microprocessors with 60x bus interface
 - Supports various operating frequencies and bus divider ratios
 - 32-bit address bus, 64-/32-bit data bus supported at 100 MHz
 - Supports full memory coherency
 - Supports optional local bus slave
 - Decoupled address and data buses for pipelining of 60x accesses
 - Store gathering on 60x-to-PCI writes
 - Concurrent transactions on 60x and PCI buses supported

1.3 General Parameters

The following list provides a summary of the general parameters of the Tsi107:

Technology 0.29 µm CMOS, five-layer metal

Die size 50 mm²
Transistor count 0.96 million
Logic design Fully-static

Package Surface mount 503 flip chip plastic ball grid array

(FC-PBGA)

Core power supply $2.5 \text{ V} \pm 5\% \text{ V}$ DC (nominal; see Table 2 for

recommended operating conditions)

I/O power supply 3.0 to 3.6 V DC

1.4 Electrical and Thermal Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the Tsi107.

1.4.1 DC Electrical Characteristics

The following sections describe the absolute maximum ratings, recommended operating conditions, DC electrical specifics, characteristics of the output drivers, power consumption estimates, and thermal characteristics for the Tsi107.

1.4.1.1 Absolute Maximum Ratings

The tables in this section describe the Tsi107 DC electrical characteristics. Table 1 provides the absolute maximum ratings.

Table 1. Absolute Maximum Ratings

Characteristic ¹	Symbol	Range	Unit	Notes
Supply voltage—core	V _{DD}	-0.3 to 2.75	V	
Supply voltage—memory bus drivers	$\mathrm{GV}_{\mathrm{DD}}$	-0.3 to 3.6	V	
Supply voltage—processor bus drivers	BV_DD	-0.3 to 3.6	V	
Supply voltage—PCI and standard I/O buffers	OV_{DD}	-0.3 to 3.6	V	
Supply voltage—PLLs and DLL	AV _{DD} /LAV _{DD}	-0.3 to 2.75	V	
Supply voltage—PCI reference	LV _{DD}	-0.3 to 5.4	V	
Input voltage—PCI inputs	V _{in}	-0.3 to 5.4	V	2
Input voltage—non-PCI inputs and clocks	V _{in}	-0.3 to 3.6	V	
Operational die-junction temperature range	T _j	0 to 105	°C	
Storage temperature range	T _{stg}	-55 to 150	°C	

^{1.} Functional and tested operating conditions are given in Table 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

^{2.} PCI inputs with $LV_{DD} = 5 \text{ V} \pm 5\% \text{ V}$ DC may be correspondingly stressed at voltages exceeding $LV_{DD} + 0.5 \text{ V}$ DC.

1.4.1.2 Recommended Operating Conditions

Table 2 provides the recommended and tested operating conditions for the Tsi107. Proper device operation outside of these conditions is not guaranteed.

Table 2. Recommended Operating Conditions

Characteristic		Symbol	Recommended Value	Unit	Notes
Supply voltage		V _{DD}	$2.5 \pm 5\%$	V	4
Supply voltages for memory bu	s drivers	GV _{DD}	$3.3 \pm 5\%$	V	6
Supply voltages for processor b	us drivers	BV _{DD}	$3.3 \pm 5\%$	V	6
			2.5 ± 5%		
I/O buffer supply for PCI and standard		OV _{DD}	3.3 ± 0.3	V	4
PLL supply voltage		AV _{DD}	$2.5 \pm 5\%$	V	5
DLL supply voltage		LAV _{DD}	$2.5 \pm 5\%$	V	5
PCI reference		LV _{DD}	$5.0 \pm 5\%$	V	7, 8
			3.3 ± 0.3	V	7, 8
Input voltage	PCI inputs	V _{in}	0 to 3.6 or 5.75		1, 2
	All other inputs		0 to 3.6	V	3
Die-junction temperature		T _j	0 to 105	°C	

Notes:

- 1. PCI pins are designed to withstand $LV_{DD} + 0.5 \text{ V}$ DC when LV_{DD} is connected to a 5.0-V DC power supply.
- 2. PCI pins are designed to with stand $LV_{DD} + 0.5\ V\ DC$ when LV_{DD} is connected to a 3.3-V DC power supply.

Cautions:

- 3. Input voltage (V_{in}) must not be greater than the supply voltage $(V_{DD}/AV_{DD}/LAV_{DD})$ by more than 2.5 V at all times, including during power-on reset.
- 4. OV_{DD} must not exceed $V_{DD}/AV_{DD}/LAV_{DD}$ by more than 1.8 V at any time, including during power-on reset. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 5. $V_{DD}/AV_{DD}/LAV_{DD}$ must not exceed OV_{DD} by more than 0.6 V at any time, including during power-on reset. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 6. BV_{DD}/GV_{DD} must not exceed $V_{DD}/AV_{DD}/LAV_{DD}$ by more than 1.8 V at any time, including during power-on reset. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 7. LV_{DD} must not exceed $V_{DD}/AV_{DD}/LAV_{DD}$ by more than 5.4 V at any time, including during power-on reset. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 8. LV_{DD} must not exceed OV_{DD} by more than 3.6 V at any time, including during power-on reset. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.

_ LV_{DD} @ 5 V 5 V DC Power Supply Voltage Note 1 3.3 V $OV_{DD}/BV_{DD}/GV_{DD}/(LV_{DD} @ 3.3 V ----)$ 2.5 V $V_{\mathrm{DD}}/\mathrm{AV}_{\mathrm{DD}}/\mathrm{LAV}_{\mathrm{DD}}$ $100~\mu s$ V_{DD} Stable PLL Relock Time ² 0 Time Voltage **HRESET** Regulator Asserted 255 Delay External Memory Clock Cycles ² Power Supply Ramp Up Reset Configuration Pins 9 External Memory Clock Cycles Setup Time ³ VM = 1.4 VHRESET Maximum Rise Time Must be Less Than VM = 1.4 VOne External Memory Clock Cycle ⁴

Figure 2 shows supply voltage sequencing and separation cautions.

Notes:

- 1. Numbers associated with waveform separations correspond to caution numbers listed in Table 2.
- 2. Refer to Table 8 for additional information on PLL re-lock and reset signal assertion timing requirements.
- 3. Refer to Table 9 for additional information on reset configuration pin setup timing requirements.
- 4. HRESET must transition from a logic 0 to a logic 1 in less than one SDRAM_SYNC_IN clock cycle for the device to be in the non-reset state.
- 5. $\overline{\text{HRESET_CPU}}$ negates 2^{17} memory clock cycles after $\overline{\text{HRESET}}$ negates.

HRESET_CPU

Figure 2. Supply Voltage Sequencing and Separation Cautions

Figure 3 shows the undershoot and overshoot voltage for the Tsi107 memory interface.




Figure 3. Overshoot/Undershoot Voltage

Figure 4 and Figure 5 show the undershoot/overshoot voltage of the PCI interface for 3.3- and 5-V signals, respectively.




Figure 4. Maximum AC Waveforms for 3.3-V Signaling




Figure 5. Maximum AC Waveforms for 5-V Signaling

1.4.1.3 DC Electrical Specifications

Table 3 provides the DC electrical characteristics for the Tsi107.

Table 3. DC Electrical Specifications

At recommended operating conditions (See Table 2)

Characteristics	Conditions ¹	Symbol	Min	Max	Unit	Notes
Input high voltage	PCI only	V_{IH}	$0.65 \times \mathrm{OV}_\mathrm{DD}$	LV _{DD}	V	2, 3
Input low voltage	PCI only	V _{IL}	_	$0.3 \times \text{OV}_{\text{DD}}$	V	
Input high voltage	All other pins $(GV_{DD} = 3.3 \text{ V})$	V _{IH}	2.0	_	V	2
	All other pins (BV _{DD} = 2.5 V)	V _{IH}	1.7	_	V	2
Input low voltage	All inputs except PCI_SYNC_IN	V _{IL}	GND	0.8	V	
PCI_SYNC_IN input high voltage		CV _{IH}	2.4	_	V	
PCI_SYNC_IN input low voltage		CV_{IL}	GND	0.4	V	
Input leakage current for pins using DRV_PCI driver	$0.5 \text{ V} \le \text{V}_{\text{in}} \le 2.7 \text{ V}$ @ $\text{LV}_{\text{DD}} = 4.75 \text{ V}$	I_{L}	_	±70	μА	4
Input leakage current all others	$LV_{DD} = 3.6 \text{ V } (GV_{DD} \le 3.465 \text{ V})$	I_{L}	_	±10	μA	4
Output high voltage	I_{OH} = driver dependent (GV _{DD} = 3.3 V)	V _{OH}	2.4	_	V	5
Output low voltage	I_{OL} = driver dependent (GV _{DD} = 3.3 V)	V _{OL}	_	0.4	V	5

Table 3. DC Electrical Specifications (Continued)

At recommended operating conditions (See Table 2)

Characteristics	Conditions ¹	Symbol	Min	Max	Unit	Notes
Output high voltage	I _{OH} = driver dependent (BV _{DD} = 2.5 V) All outputs except CPU_CLK[0:2]	V _{OH}	1.85	_	V	5
	I_{OH} = driver dependent (BV _{DD} = 2.5 V) CPU_CLK[0:2] only	V _{OH}	2.0	_	V	5
Output low voltage	I_{OL} = driver dependent (BV _{DD} = 2.5 V) All outputs except CPU_CLK[0:2]	V _{OL}	_	0.4	V	5
	I_{OL} = driver dependent (BV _{DD} = 2.5 V) CPU_CLK[0:2] only	V _{OL}	_	0.3	V	5
Capacitance	$V_{in} = 0 \text{ V, } f = 1 \text{ MHz}$	C _{in}	_	7.0	pF	6

- 1. These specifications are for the default driver strengths indicated in Table 4.
- 2. See Figure 17 for pins with internal pull-up resistors.
- 3. The minimum input high voltage is not compliant with the *PCI Local Bus Specification* (Rev 2.1), which specifies $0.5 \times \text{OV}_{\text{DD}}$ for minimum input high voltage.
- 4. Leakage current is measured on input and output pins in the high-impedance state. The leakage current is measured for nominal OV_{DD}/LV_{DD} and V_{DD} or both OV_{DD}/LV_{DD} and V_{DD} must vary in the same direction.
- 5. See Table 4 for the typical drive capability of a specific signal pin based on the type of output driver associated with that pin as listed in Table 17.
- 6. Capacitance is periodically sampled rather than 100% tested.

1.4.1.4 Output Driver Characteristics

Table 4 provides information on the characteristics of the output drivers referenced in Table 17. The values are from the Tsi107 IBIS model and are not tested. For additional detailed information, see the complete IBIS model listing at www.tundra.com.

Table 4. Drive Capability of Tsi107 Output Pins

Driver Type	Programmable Output Impedance (Ω)	Supply Voltage	I _{OH}	I _{OL}	Unit	Notes
DRV_CPU	20	$BV_{DD} = 3.3 \text{ V}$	36.6	18.1	mA	2, 5
		$BV_{DD} = 2.5 \text{ V}$	21.4	15.6	mA	3, 6, 7
	40 (default)	$BV_{DD} = 3.3 \text{ V}$	18.6	9.2	mA	2, 5
		$BV_{DD} = 2.5 \text{ V}$	10.8	7.9	mA	3, 6, 7
DRV_PCI	25	$OV_{DD} = 3.3 \text{ V}$	12.0	12.4	mA	1, 4
	50 (default)	$OV_{DD} = 3.3 \text{ V}$	6.1	6.3	mA	1, 4
DRV_CPU_CLK	8 (default)	$GV_{DD} = 3.3 \text{ V}$	89.0	42.3	mA	2, 5
DRV_MEM_CTRL	13.3	$GV_{DD} = 3.3 \text{ V}$	55.8	26.4	mA	2, 5
DRV_MEM_CLK	20	$GV_{DD} = 3.3 \text{ V}$	36.6	18.1	mA	2, 5
DRV_PCI_CLK	40	$GV_{DD} = 3.3 \text{ V}$	18.6	9.2	mA	2, 5
DRV_MEM_DATA	20 (default)	$GV_{DD} = 3.3 \text{ V}$	36.6	18.1	mA	2, 5
	40	$GV_{DD} = 3.3 \text{ V}$	18.6	9.2	mA	2, 5

- 1. For DRV_PCI, I_{OH} read from the IBIS listing in the pull-up mode, I(Min) column, at the 0.33-V label by interpolating between the 0.3- and 0.4-V table entries' current values which corresponds to the PCI $V_{OH} = 2.97 = 0.9 \times OV_{DD}$ (OV_{DD} = 3.3 V), where table entry voltage = $OV_{DD} PCI V_{OH}$.
- 2. For all others with GV_{DD} or $BV_{DD} = 3.3 \text{ V}$, I_{OH} read from the IBIS listing in the pull-up mode, I(Min) column, at the 0.9-V table entry which corresponds to the $V_{OH} = 2.4 \text{ V}$, where table entry voltage = $G/BV_{DD} V_{OH}$.
- 3. For all others with $BV_{DD} = 2.5 \text{ V}$, I_{OH} read from the IBIS listing in the pull-up mode, I(Min) column, at the 0.65-V table entry by interpolating between the 0.6- and 0.7-V table entries' current values which corresponds to the $V_{OH} = 1.85 \text{ V}$, where table entry voltage = $BV_{DD} V_{OH}$.
- 4. For DRV_PCI, I_{OL} read from the IBIS listing in the pull-down mode, I(Min) column, at 0.33 V = PCI V_{OL} = $0.1 \times OV_{DD}$ (OV $_{DD}$ = 3.3 V) by interpolating between the 0.3-and 0.4-V table entries.
- 5. For all others with GV_{DD} or $BV_{DD} = 3.3$ V, I_{OL} read from the IBIS listing in the pull-down mode, I(Min) column, at the 0.4-V table entry.
- 6. For all others with $BV_{DD} = 2.5 \text{ V}$, I_{OL} read from the IBIS listing in the pull-down mode, I(Min) column, at the 0.4-V table entry.
- 7. For BV_{DD} = 2.5 V, the I_{OH} and I_{OL} values are estimated from the io_mem_data_XX_2.5 and io_mem_addr_XX_2.5 sections of the IBIS model, where XX = driver output impedance (20 or 40 Ω).

1.4.1.5 Power Characteristics

Table 5 provides the preliminary power consumption estimates for the Tsi107. Power consumption on the PLL supply pin (AV_{DD}) and the DLL supply pin (LAV_{DD}) < 15 mW. This information is based on characterization data.

PCI_SYNC_IN/Core Frequency (MHz) 25/50 33/33 33/66 66/100 Unit Mode **Notes** I/O I/O I/O I/O V_{DD} V_{DD} V_{DD} V_{DD} **Power Power Power Power** Power **Power Power Power** 1, 2 Typical 468 923 351 759 644 1087 933 1122 mW 176 697 118 800 915 mW 1, 2 Doze 636 235 350 Nap 139 744 93 693 185 420 276 970 mW 1, 2 79 Sleep 718 45 102 841 138 939 mW 1, 2

Table 5. Power Consumption

Notes:

- 1. Power is measured with $V_{DD} = 2.625 \text{ V}$, $GV_{DD} = OV_{DD} = BV_{DD} = 3.45 \text{ V}$ at 0°C and one DIMM populated in test system.
- 2. All clock drivers enabled.

1.4.1.6 Thermal Characteristics

Table 6 provides the package thermal characteristics for the Tsi107. Refer to Section 1.7, "System Design Information," for more details about thermal management.

Characteristic	Symbol	Value	Unit	Notes
Junction-to-ambient natural convection (Single-layer board—1s)	$R_{ heta JA}$	30	°C/W	1, 2
Junction-to-ambient natural convection (Four-layer board—2s2p)	$R_{ heta JMA}$	26	°C/W	1, 3
Junction-to-ambient (@200 ft/min) (Single-layer board—1s)	$R_{ heta JMA}$	25	°C/W	1, 3
Junction-to-ambient (@200 ft/min) (Four-layer board—2s2p)	$R_{ heta JMA}$	22	°C/W	1, 3
Junction-to-board	$R_{ heta JB}$	20	°C/W	4
Junction-to-case	$R_{ heta JC}$	<0.1	°C/W	5

Table 6. FC-PBGA Package Thermal Characteristics

- 1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface without thermal grease.

1.4.2 AC Electrical Characteristics

This section provides the AC electrical characteristics for the Tsi107. After fabrication, functional parts are sorted by maximum core frequency as shown in Table 7 and Section 1.4.2.1, "Clock AC Specifications," and tested for conformance to the AC specifications for that frequency. The core frequency is determined by the bus (PCI_SYNC_IN) clock frequency and the settings of the PLL_CFG[0:3] signals. Parts are sold by maximum processor core frequency; see Section 1.9, "Ordering Information".

Table 7 provides the operating frequency information for the Tsi107.

Table 7. Operating Frequency ¹

At recommended operating conditions (See Table 2) with LV_{DD} = $3.3~V \pm 0.3~V$

Characteristic ²	66 I	MHz	100	Unit	
Characteristic	Min	Max	Min	Max	Cint
Core (memory bus/processor bus) frequency	25	66	25	100	MHz
PCI input frequency (PCI_SYNC_IN)		MHz			

Notes:

- 1. See Section 1.8, "133 MHz Tsi107 Hardware Specification Changes," for information on the 133-MHz part offering.
- 2. The PCI_SYNC_IN frequency and PLL_CFG[0:3] settings must be chosen such that the resulting peripheral logic/memory bus frequency, CPU (core) frequency, and PLL (VCO) frequencies do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL_CFG[0:3] signal description in Section 1.6, "PLL Configuration," for valid PLL_CFG[0:3] settings and PCI_SYNC_IN frequencies.

1.4.2.1 Clock AC Specifications

Table 8 provides the clock AC timing specifications as defined in Section 1.4.2.2, "Input AC Timing Specifications." These specifications are for the default driver strengths indicated in Table 4.

Table 8. Clock AC Timing Specifications

At recommended operating conditions (See Table 2) with LV_{DD} = $3.3~V \pm 0.3~V$

Num	Characteristics and Conditions	Min	Max	Unit	Notes
1a	Frequency of operation (PCI_SYNC_IN)	12.5	66	MHz	7
1b	PCI_SYNC_IN cycle time	80	15	ns	7
2,3	PCI_SYNC_IN rise and fall times	_	2.0	ns	1
4	PCI_SYNC_IN duty cycle measured at 1.4 V	40	60	%	
5a	PCI_SYNC_IN pulse width high measured at 1.4 V	6	9	ns	2
5b	PCI_SYNC_IN pulse width low measured at 1.4 V	6	9	ns	2
7	PCI_SYNC_IN jitter	_	<150	ps	
9a	PCI_CLK[0:4] skew (pin-to-pin)	_	500	ps	
9b	SDRAM_CLK[0:3] skew (pin-to-pin)	_	350	ps	
9c	CPU_CLK[0:2] skew (pin-to-pin)	_	350	ps	
9d	SDRAM_CLK[0:3]/CPU_CLK[0:2] jitter	_	150	ps	
10	Internal PLL relock time	_	100	μs	2, 3, 5

Table 8. Clock AC Timing Specifications (Continued)

At recommended operating conditions (See Table 2) with LV $_{DD}$ = 3.3 V $\pm\,0.3$ V

Num	Characteristics and Conditions	Min	Max	Unit	Notes
15	DLL lock range with DLL_STANDARD = 1 (default)	See Fi	gure 9	ns	6
16	DLL lock range with DLL_STANDARD = 0	See Figure 8		ns	6
17	Frequency of operation (OSC_IN)	12.5	66	MHz	7
18	OSC_IN cycle time	80	15	ns	7
19	OSC_IN rise and fall times	_	5	ns	4
20	OSC_IN duty cycle measured at 1.4 V	40	60	%	
21	OSC_IN frequency stability	_	100	ppm	

- 1. Rise and fall times for the PCI_SYNC_IN input are measured from 0.4 to 2.4 V.
- 2. Specification value at maximum frequency of operation.
- 3. Relock time is guaranteed by design and characterization. Relock time is not tested.
- 4. Rise and fall times for the OSC_IN input are guaranteed by design and characterization. OSC_IN input rise and fall times are not tested.
- 5. Relock timing is guaranteed by design. PLL-relock time is the maximum amount of time required for PLL lock after a stable V_{DD} and PCI_SYNC_IN are reached during the reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that $\overline{\text{HRESET}}$ must be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the reset sequence.
- 6. DLL_STANDARD is bit 7 of the PMC2 register <72>. See Figure 8 and Figure 9 for DLL locking ranges.
- 7. See Table 18 for PCI_SYNC_IN input frequency range for specific PLL_CFG[0:3] settings.

Figure 6 shows PCI_SYNC_IN input clock timing.





Figure 6. PCI_SYNC_IN Input Clock Timing Diagram

Figure 7 illustrates how the clock specifications in Table 8 relate to the Tsi107 clocking.



Note: Specification numbers are from Table 8.

Figure 7. Clock Subsystem Block Diagram




Figure 8 and Figure 9 show the DLL locking range loop delay.

Notes:

- 1. T_{clk} is the period of one SDRAM_SYNC_OUT clock cycle in ns.
- 2. T_{loop} is the propagation delay of the DLL synchronization feedback loop (PC board trace) from SDRAM_SYNC_OUT to SDRAM_SYNC_IN in ns. 6.25 inches of loop length (unloaded PC board trace) corresponds to approximately 1 ns of delay.




Figure 8. DLL Locking Range Loop Delay (DLL_STANDARD = 0)

- 1. T_{clk} is the period of one SDRAM_SYNC_OUT clock cycle in ns.
- T_{loop} is the propagation delay of the DLL synchronization feedback loop (PC board trace) from SDRAM_SYNC_OUT to SDRAM_SYNC_IN in ns. 6.25 inches of loop length (unloaded PC board trace) corresponds to approximately 1 ns of delay.

Figure 9. DLL Locking Range Loop Delay (DLL_STANDARD = 1)

1.4.2.2 Input AC Timing Specifications

Table 9 provides the input AC timing specifications. See Figure 10 and Figure 11.

Table 9. Input AC Timing Specifications

At recommended operating conditions (see Table 2) with LV $_{DD}$ = 3.3 V $\pm\,0.3$ V

Num	Characteristic	Min	Max	Unit	Notes
10a	PCI input signals valid to PCI_SYNC_IN (input setup)	3.0	_	ns	2, 3
10b	Memory interface signals valid to SDRAM_SYNC_IN (input setup)	2.0	_	ns	1, 3
10c	PIC, misc. debug input signals valid to SDRAM_SYNC_IN (input setup)	2.0	_	ns	1, 3
10d	I ² C input signals valid to SDRAM_SYNC_IN (input setup)	2.0	_	ns	1, 3
10e	Mode select inputs valid to HRESET (input setup)	$9 \times t_{\text{CLK}}$	_	ns	3, 4, 5
10f	60x processor interface signals valid to SDRAM_SYNC_IN (input setup)	2.0	_	ns	1, 3
11a1	PCI_SYNC_IN (SDRAM_SYNC_IN) to inputs invalid (input hold)	1.0	_	ns	2, 3
11a2	Memory interface signals SDRAM_SYNC_IN to inputs invalid (input hold)	0.5	_	ns	1, 3
11a3	60x processor interface signals SDRAM_SYNC_IN to inputs invalid (input hold)	0	_	ns	1, 3
11b	HRESET to mode select inputs invalid (input hold)	0		ns	1, 3, 5

- 1. All memory, processor, and related interface input signal specifications are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the VM = 1.4 V of the rising edge of the memory bus clock, SDRAM_SYNC_IN. SDRAM_SYNC_IN is the same as PCI_SYNC_IN in 1:1 mode, but is twice the frequency in 2:1 mode (processor/memory bus clock rising edges occur on every rising and falling edge of PCI_SYNC_IN). See Figure 10.
- 2. All PCI signals are measured from $OV_{DD}/2$ of the rising edge of PCI_SYNC_IN to $0.4 \times OV_{DD}$ of the signal in question for 3.3-V PCI signaling levels. See Figure 11.
- 3. Input timings are measured at the pin.
- 4. t_{CLK} is the time of one SDRAM_SYNC_IN clock cycle.
- 5. All mode select input signal specifications are measured from the TTL level (0.8 or 2.0 V) of the signal in question to the VM = 1.4 V of the rising edge of the \overline{HRESET} signal. See Figure 12.

Figure 10 shows input-output timing referenced to SDRAM_SYNC_IN and Figure 11 the input-output timing referenced to PCI_SYNC_IN.




Figure 10. Input-Output Timing Diagram Referenced to SDRAM_SYNC_IN




Figure 11. Input-Output Timing Diagram Referenced to PCI_SYNC_IN

Figure 12 shows input timing for mode select signals.




Figure 12. Input Timing Diagram for Mode Select Signals

1.4.2.3 Output AC Timing Specification

Table 10 provides the processor bus AC timing specifications for the Tsi107. See Figure 10 and Figure 11.

Table 10. Output AC Timing Specifications

At recommended operating conditions (see Table 2) with LV $_{DD}$ = 3.3 V $\pm\,0.3$ V

Num	Characteristic ^{3, 6}	Min	Max	Unit	Notes
12a	PCI_SYNC_IN to output valid, 66 MHz PCI, with SDMA4 pulled-down to logic 0 state (see Figure 11)	_	6.0	ns	2, 4
	PCI_SYNC_IN to output valid, 33 MHz PCI, with SDMA4 in the default logic 1 state (see Figure 11)	_	11.0	ns	2, 4
12b	Memory interface signals, SDRAM_SYNC_IN to output valid	_	5.5	ns	1
12b1	Memory interface signal, CKE (100-MHz device), SDRAM_SYNC_IN to output valid	_	5.5	ns	1
12b2	Memory interface signal, CKE (66-MHz device), SDRAM_SYNC_IN to output valid		6.0	ns	1
12c	PIC, misc. debug signals, SDRAM_SYNC_IN to valid	_	9.0	ns	1
12d	I ² C, SDRAM_SYNC_IN to output valid	_	5.0	ns	1
12e	60x Processor interface signals, SDRAM_SYNC_IN to output valid	_	5.5	ns	1
13a	Output hold, 66 MHz PCI, with SDMA4 and SDMA3 pulled down to logic 0 states (see Table 11)	1.0	_	ns	2, 4, 5
	Output hold, 33 MHz PCI, with SDMA4 in the default logic 1 state and SDMA3 pulled down to logic 0 state (see Table 11)	2.0	_	ns	2, 4, 5
13b	Output hold (for all others)	1		ns	1
14a	PCI_SYNC_IN to output high impedance (T _{off} for PCI)	_	14.0	ns	2, 4
14b	SDRAM_SYNC_IN to output high impedance (for all others)	_	4.0	ns	1

- All memory and related interface output signal specifications are specified from the VM = 1.4 V of the rising edge of the memory bus clock, SDRAM_SYNC_IN to the TTL level (0.8 or 2.0 V) of the signal in question. SDRAM_SYNC_IN is the same as PCI_SYNC_IN in 1:1 mode, but is twice the frequency in 2:1 mode (processor/memory bus clock rising edges occur on every rising and falling edge of PCI_SYNC_IN). See Figure 10.
- 2. All PCI signals are measured from $OV_{DD}/2$ of the rising edge of PCI_SYNC_IN to $0.285*OV_{DD}$ or $0.615*OV_{DD}$ of the signal in question for 3.3-V PCI signaling levels. See Figure 11.
- 3. All output timings assume a purely resistive 50-Ω load (see Figure 13). Output timings are measured at the pin; time-of-flight delays must be added for trace lengths, vias, and connectors in the system.
- 4. PCI bused signals are composed of the following signals: \overline{LOCK} , \overline{IRDY} , $\overline{C/BE}[0:3]$, PAR, \overline{TRDY} , \overline{FRAME} , \overline{STOP} , \overline{DEVSEL} , \overline{PERR} , \overline{SERR} , AD[0:31], $\overline{REQ}[4:0]$, $\overline{GNT}[4:0]$, \overline{IDSEL} , and \overline{INTA} .
- 5. PCI hold times can be varied; see Section 1.4.2.4, "PCI Signal Output Hold Timing," for information on programmable PCI output hold times. The values shown for item 13a are for PCI compliance.
- 6. These specifications are for the default driver strengths indicated in Table 4.

Figure 13 shows the AC test load for the Tsi107.




Figure 13. AC Test Load for the Tsi107

1.4.2.4 PCI Signal Output Hold Timing

In order to meet minimum output hold specifications relative to PCI_SYNC_IN for both 33 and 66 MHz PCI systems, the Tsi107 has a programmable output hold delay for PCI signals. The initial value of the output hold delay is determined by the values on the SDMA4 and SDMA3 reset configuration signals. Further output hold delay values are available by programming the PCI_HOLD_DEL value of the PMCR2 configuration register.

Table 11 describes the bit values for the PCI_HOLD_DEL values in PMCR2.

Table 11. Power Management Configuration Register 2—0x72

Bit	Name	Reset Value	Description
6–4	PCI_HOLD_DEL	xx0	PCI output hold delay values relative to PCI_SYNC_IN. The initial values of bits 6 and 5 are determined by the reset configuration pins SDMA4 and SDMA3, respectively. As these two pins have internal pull-up resistors, the default value after reset is 0b110. While the minimum hold times are guaranteed at shown values, changes in the actual hold time can be made by incrementing or decrementing the value in these bit fields of this register via software or hardware configuration. The increment is in approximately 400-picosecond steps. Lowering the value in the 3-bit field decreases the amount of output hold available. 000 66 MHz PCI. Pull-down SDMA4 configuration pin with a 2-kΩ or less value resistor. This setting guarantees the minimum output hold (item 13a) and the maximum output valid (item 12a) times as specified in Table 10. are met for a 66-MHz PCI system. See Figure 14. 001 010 011 100 33 MHz PCI. This setting guarantees the minimum output hold (item 13a) and the maximum output valid (item 12a) times as specified in Table 10. are met for a 33-MHz PCI system. See Figure 14. 101 100 (Default if reset configuration pins left unconnected)

PCI_SYNC_IN

OV_DD ÷ 2

12a, 11 ns for 33 MHz PCI
PCI_HOLD_DEL = 100

PCI Inputs/Outputs
33 MHz PCI
PCI_HOLD_DEL = 000

PCI_HOLD_DEL = 000

PCI_HOLD_DEL = 000

PCI_HOLD_DEL = 000

Figure 14 shows the PCI_HOLD_DEL effect on output valid and hold time.

Note: Diagram not to scale.

PCI Inputs and Outputs

Figure 14. PCI_HOLD_DEL Effect on Output Valid and Hold Time

Output Valid —

As PCI_HOLD_DEL Values Decrease

> As PCI_HOLD_DEL Values Increase

Output Hold __

1.4.2.5 I²C AC Timing Specifications

Table 12 provides the I²C input AC timing specifications for the Tsi107.

Table 12. I²C Input AC Timing Specifications

At recommended operating conditions (see Table 2) with LV_{DD} = $3.3~V \pm 0.3~V$

Num	Characteristic	Min	Max	Unit	Notes
1	Start condition hold time	4.0	_	CLKs	1, 2
2	Clock low period (the time before Tsi107 will drive SCL low as a transmitting slave after detecting SCL low as driven by an external master)	$8.0 + (16 \times 2^{\text{FDR}[4:2]}) \times (5 - 4(\{\text{FDR}[5], \text{FDR}[1]\} == b'10) - 3(\{\text{FDR}[5], \text{FDR}[1]\} == b'11) - 2(\{\text{FDR}[5], \text{FDR}[1]\} == b'00) - 1(\{\text{FDR}[5], \text{FDR}[1]\} == b'01))$	_	CLKs	1, 2, 4, 5
3	SCL/SDA rise time (from 0.5 to 2.4 V)	_	1	ms	
4	Data hold time	0	_	ns	2
5	SCL/SDA fall time (from 2.4 to 0.5 V)	_	1	ms	
6	Clock high period (time needed to either receive a data bit or generate a START or STOP)	5.0	_	CLKs	1, 2, 5
7	Data setup time	3.0	_	ns	3
8	Start condition setup time (for repeated start condition only)	4.0		CLKs	1, 2
9	Stop condition setup time	4.0	_	CLKs	1, 2

- 1. Units for these specifications are in SDRAM_CLK/CPU_CLK units.
- 2. The actual values depend on the setting of the digital filter frequency sampling rate (DFFSR) bits in the frequency divider register I2CFDR. Therefore, the noted timings in this table are all relative to qualified signals. The qualified SCL and SDA are delayed signals from what is seen in real time on the I²C bus. The qualified SCL, SDA signals are delayed by the SDRAM_CLK/CPU_CLK clock times DFFSR times two plus one SDRAM_CLK/CPU_CLK clock. The resulting delay value is added to the value in this table (where this note is referenced). See Figure 16.
- 3. Timing is relative to the sampling clock (not SCL).
- 4. FDR[n] refers to the frequency divider register (FDR) I2CFDR bit n.
- 5. Input clock low and high periods in combination with the FDR value in the frequency divider register (I2CFDR) determine the maximum I²C input frequency. See Figure 13.

Table 13 provides the I²C frequency divider register (I2CFDR) information for the Tsi107.

Table 13. Tsi107 Maximum I²C Input Frequency

		Maximum I ² C Input Frequency ¹					
FDR Hex ²	Divider ³ (Dec)	SDRAM_CLK/ CPU_CLK @ 25 MHz	SDRAM_CLK/ CPU_CLK @ 33 MHz	SDRAM_CLK/ CPU_CLK @ 50 MHz	SDRAM_CLK/ CPU_CLK @ 100 MHz		
20, 21	160, 192	862	1.13 MHz	1.72 MHz	3.44 MHz		
22, 23, 24, 25	224, 256, 320, 384	555	733	1.11 MHz	2.22 MHz		
0, 1	288, 320	409	540	819	1.63 MHz		
2, 3, 26, 27, 28, 29	384, 448, 480, 512, 640, 768	324	428	649	1.29 MHz		
4, 5	576, 640	229	302	458	917		
6, 7, 2A, 2B, 2C, 2D	768, 896, 960, 1024, 1280, 1536	177	234	354	709		
8, 9	1152, 1280	121	160	243	487		
A, B, 2E, 2F, 30, 31	1536, 1792, 1920, 2048, 2560, 3072	92	122	185	371		
C, D	2304, 2560	62	83	125	251		
E, F, 32, 33, 34, 35	3072, 3584, 3840, 4096, 5120, 6144	47	62	95	190		
10, 11	4608, 5120	32	42	64	128		
12, 13, 36, 37, 38, 39	6144, 7168, 7680, 8192, 10240, 12288	24	31	48	96		
14, 15	9216, 10240	16	21	32	64		
16, 17, 3A, 3B, 3C, 3D	12288, 14336, 15360, 16384, 20480, 24576	12	16	24	48		
18, 19	18432, 20480	8	10	16	32		
1A, 1B, 3E, 3F	24576, 28672, 30720, 32768	6	8	12	24		
1C, 1D	36864, 40960	4	5	8	16		
1E, 1F	49152, 61440	3	4	6	12		

- 1. Values are in kHz, unless otherwise specified.
- 2. FDR Hex and Divider (Dec) values are listed in corresponding order.
- 3. Multiple Divider (Dec) values will generate the same input frequency, but each Divider (Dec) value will generate a unique output frequency as shown in Table 14.

Table 14 provides the I²C output AC timing specifications for the Tsi107.

Table 14. I²C Output AC Timing Specifications

At recommended operating conditions (see Table 2) with LV $_{DD}$ = 3.3 V $\pm\,0.3$ V

Num	Characteristic	Min	Max	Unit	Notes
1	Start condition hold time	$ \begin{array}{c} (\text{FDR[5]} == 0) \times (D_{\text{FDR}}/16)/2N + (\text{FDR[5]} == \\ 1) \times (D_{\text{FDR}}/16)/2M \end{array} $	_	CLKs	1, 2, 5
2	Clock low period	D _{FDR} /2	_	CLKs	1, 2, 5
3	SCL/SDA rise time (from 0.5 to 2.4 V)	_	_	ms	3
4	Data hold time	$8.0 + (16 \times 2^{\text{FDR}[4:2]}) \times (5 - 4(\{\text{FDR}[5], \text{FDR}[1]\} == b'10) - 3(\{\text{FDR}[5], \text{FDR}[1]\} == b'11) - 2(\{\text{FDR}[5], \text{FDR}[1]\} == b'00) - 1(\{\text{FDR}[5], \text{FDR}[1]\} == b'01))$	_	CLKs	1, 2, 5
5	SCL/SDA fall time (from 2.4 to 0.5 V)	_	<5	ns	4
6	Clock high time	D _{FDR} /2	_	CLKs	1, 2, 5
7	Data setup time (Tsi107 as a master only)	(D _{FDR} /2) – (Output data hold time)	_	CLKs	1, 5
8	Start condition setup time (for repeated start condition only)	D _{FDR} + (Output start condition hold time)	_	CLKs	1, 2, 5
9	Stop condition setup time	4.0	<u> </u>	CLKs	1, 2

- 1. Units for these specifications are in SDRAM_CLK/CPU_CLK units.
- 2. The actual values depend on the setting of the digital filter frequency sampling rate (DFFSR) bits in the frequency divider register I2CFDR. Therefore, the noted timings in this table are all relative to qualified signals. The qualified SCL and SDA are delayed signals from what is seen in real time on the I²C bus. The qualified SCL, SDA signals are delayed by the SDRAM_CLK/CPU_CLK clock times DFFS times two plus one SDRAM_CLK/CPU_CLK clock. The resulting delay value is added to the value in this table where this note is referenced). See Figure 16.
- 3. Since SCL and SDA are open-drain type outputs, which the Tsi107 can only drive low, the time required for SCL or SDA to reach a high level depends on external signal capacitance and pull-up resistor values.
- 4. Specified at a nominal 50 pF load.
- 5. D_{FDR} is the decimal divider number indexed by FDR[5:0] value. Refer to the I²C Interface chapter's serial bit clock frequency divider selections table. FDR[n] refers to the frequency divider register I2CFDR bit n. N is equal to a variable number that would make the result of the divide (data hold time value) equal to a number less than 16. M is equal to a variable number that would make the result of the divide (data hold time value) equal to a number less than 9.

Figure 15 through Figure 18 show I²C timings.




Figure 15. I²C Timing Diagram I






Figure 16. I²C Timing Diagram II



Note: DFFSR filter clock is the SDRAM_CLK/CPU_CLK clock times DFFSR value.

Figure 17. I²C Timing Diagram III



Note: The delay is the local memory clock times DFFSR times two plus one local memory clock.

Figure 18. I²C Timing Diagram IV (Qualified Signal)

1.4.2.6 PIC Serial Interrupt Mode AC Timing Specifications

Table 15 provides the PIC serial interrupt mode AC timing specifications for the Tsi107.

Table 15. PIC Serial Interrupt Mode AC Timing Specifications

At recommended operating conditions (see Table 2) with LV $_{DD}$ = 3.3 V $\pm\,0.3$ V

Num	Characteristic	Min	Max	Unit	Notes
1	S_CLK frequency	1/14 SDRAM_SYNC_IN	1/2 SDRAM_SYNC_IN	MHz	1
2	S_CLK duty cycle	40	60	%	
3	S_CLK output valid time	_	6	ns	
4	Output hold time	0	_	ns	
5	S_FRAME, S_RST output valid time	_	1 sys_logic_clk period + 6	ns	2
6	S_INT input setup time to S_CLK	1 sys_logic_clk period + 2	_	ns	2
7	S_INT inputs invalid (hold time) to S_CLK	_	0	ns	2

Notes:

- 1. See the Tsi107 *PowerPC Host Bridge User Manual* for a description of the PIC interrupt control register (ICR) describing S_CLK frequency programming.
- 2. S_RST, \$\overline{S_FRAME}\$, and \$S_INT\$ shown in Figure 19 and Figure 20 depict timing relationships to \$sys_logic_clk\$ and \$S_CLK\$ and do not describe functional relationships between \$S_RST\$, \$\overline{S_FRAME}\$, and \$S_INT\$. See the Tsi107 *PowerPC* Host Bridge User Manual* for a complete description of the functional relationships between these signals.
- 3. The <code>sys_logic_clk</code> waveform is the clocking signal of the internal peripheral logic from the output of the peripheral logic PLL; <code>sys_logic_clk</code> is the same as SDRAM_SYNC_IN when the SDRAM_SYNC_OUT to SDRAM_SYNC_IN feedback loop is implemented and the DLL is locked. See the Tsi107 <code>PowerPC Host Bridge User Manual</code> for a complete clocking description.

Figure 18 and Figure 19 show the PIC serial interrupt mode output and input timing diagrams, respectively.




Figure 19. PIC Serial Interrupt Mode Output Timing Diagram




Figure 20. PIC Serial Interrupt Mode Input Timing Diagram

1.4.2.7 IEEE 1149.1 (JTAG) AC Timing Specifications

Table 16 provides the JTAG AC timing specifications for the Tsi107 while in the JTAG operating mode.

Table 16. JTAG AC Timing Specification (Independent of PCI_SYNC_IN)

At recommended operating conditions (see Table 2) with LV $_{DD}$ = 3.3 V $\pm\,0.3$ V

Num	Characteristic ¹	Min	Max	Unit	Notes
	TCK frequency of operation	0	25	MHz	
1	TCK cycle time	40	_	ns	
2	TCK clock pulse width measured at 1.5 V	20	_	ns	
3	TCK rise and fall times	0	3	ns	
4	TRST setup time to TCK falling edge	10	_	ns	2
5	TRST assert time	10	_	ns	
6	Boundary scan input data setup time	5	_	ns	3
7	Boundary scan input data hold time	15	_	ns	3
8	TCK to output data valid	0	30	ns	4
9	TCK to output high impedance	0	30	ns	4
10	TMS, TDI data setup time	5	_	ns	
11	TMS, TDI data hold time	15	_	ns	
12	TCK to TDO data valid	0	15	ns	
13	TCK to TDO high impedance	0	15	ns	

- 1. Timings are independent of the system clock (PCI_SYNC_IN).
- 2. TRST is an asynchronous signal. The setup time is for test purposes only.
- 3. Non-test (other than TDI and TMS) signal input timing with respect to TCK.
- 4. Non-test (other than TDO) signal output timing with respect to TCK.

Figure 21 shows the JTAG clock input timing diagram.




Figure 21. JTAG Clock Input Timing Diagram

Figure 22 shows the JTAG \overline{TRST} timing diagram.




Figure 22. JTAG TRST Timing Diagram

Figure 23 shows the JTAG boundary scan timing diagram.




Figure 23. JTAG Boundary Scan Timing Diagram

Figure 24 shows the test access port timing diagram.




Figure 24. Test Access Port Timing Diagram

1.5 Package Description

This section details the Tsi107 package parameters, pin assignments, and dimensions.

1.5.1 Package Parameters

The package parameters for the Tsi107 include the following:

Package type Flip-chip plastic ball grid array (FC-PBGA)

Package outline $33 \text{ mm} \times 33 \text{ mm}$

Ball count 503

Pitch 1.27 mm

Solder balls 62 Sn/36 Pb/2 Ag Solder ball diameter 0.60–0.90 mm

Maximum module height 2.75 mm Co-planarity specification 0.20 mm

Maximum force 2.72 kg (6.0 lbs) total, uniformly distributed over package

(5.4 grams/ball)

Lead-free ball composition Tin Sn 95.5%

Silver Ag 4.0% Copper Cu 0.5%

1.5.2 Pin Assignments and Package Dimensions

Figure 25 shows the top surface, side profile, and pinout for the Tsi107, 503 FC-PBGA package.




Figure 25. Tsi107 Package Dimensions and Pinout Assignments

1.5.3 Pinout Listings

Table 17 provides the pinout listing for the Tsi107, 503 FC-PBGA package.

Table 17. Tsi107 Pinout Listing

Name	Pin Number	Туре	Supply Voltage	Output Driver Type	Notes
	60x Processor In	terface Signa	als		
A[0:31]	AE22, AE16, AA14, AE17, AD21, AD14, AD20, AB16, AB20, AB15, AA20, AD13, Y15, AE12, AD15, AB9, AB14, AA8, AC13, Y12, Y11, AE15, AE13, AA16, Y13, AB8, AD12, AE10, AB13, Y9, Y8, AD9	I/O	BV _{DD}	DRV_CPU	4
AACK	AC7	Output	BV_{DD}	DRV_CPU	
ARTRY	Y7	I/O	$\mathrm{BV}_{\mathrm{DD}}$	DRV_CPU	15
BG0	AE11	Output	$\mathrm{BV}_{\mathrm{DD}}$	DRV_CPU	
BG1	AD11	Output	BV_{DD}	DRV_CPU	
BR0	AB17	Input	BV_{DD}	_	
BR1	Y14	Input	BV_{DD}	_	10
CI	AD16	I/O	BV_{DD}	DRV_CPU	
DBG0	AC10	Output	BV_{DD}	DRV_CPU	
DBG1	AD10	Output	BV_{DD}	DRV_CPU	
DBGLB	AB10	Output	BV_{DD}	DRV_CPU	
DH[0:31]	P1, R1, P2, T4, T1, T3, R4, P6, U6, V5, V2, T5, U1, R6, W1, V4, W2, U4, T2, V6, W3, W5, Y1, Y2, Y4, Y5, AA1, AA2, AA4, AB1, AB3, AB4	I/O	BV _{DD}	DRV_CPU	4
DL[0:31]	AA7, W6, AB6, AA6, AB5, AC4, AD3, AB7, AE1, W4, N6, M1, N3, N4, N5, N1, M2, R2, V1, P5, P4, N2, U2, AE4, AE6, AE2, AE3, AE7, AD5, AB2, AC2, AC1	I/O	BV _{DD}	DRV_CPU	4
DP[0:7]	AE9, AD6, AD8, AD1, AE8, AD7, AD4, AE5	I/O	BV _{DD}	DRV_CPU	4
GBL	AD17	I/O	$\mathrm{BV}_{\mathrm{DD}}$	DRV_CPU	
LBCLAIM	Y17	Input	BV_{DD}	_	
TA	AE14	I/O	BV _{DD}	DRV_CPU	15
TBST	AE21	I/O	BV_{DD}	DRV_CPU	

Table 17. Tsi107 Pinout Listing (Continued)

Name	Pin Number	Туре	Supply Voltage	Output Driver Type	Notes
TEA	AB11	Output	BV _{DD}	DRV_CPU	
TS	AA10	I/O	BV _{DD}	DRV_CPU	15
TSIZ[0:2]	AE19,AD18,AB18	I/O	BV _{DD}	DRV_CPU	4
TT[0:4]	AD19,AC19,AB19,AA19,AA18	I/O	BV _{DD}	DRV_CPU	4
WT	AC16	I/O	BV _{DD}	DRV_CPU	
	PCI Interfa	ce Signals			•
AD[31:0]	N23, N21, M20, M21, M22, M24, M25, L20, L22, K25, K24, K23, K21, J20, J24, J25, H20, F24, E25, F21, E24, E22, D25, A25, B25, A23, B23, B22, C22, C25, D23, D21	I/O	OV _{DD}	DRV_PCI	4, 11
C/BE[3:0]	L24, J22, G22, A24,	I/O	OV_{DD}	DRV_PCI	4, 11
DEVSEL	G23	I/O	OV _{DD}	DRV_PCI	6, 11
FRAME	G20	I/O	OV_{DD}	DRV_PCI	6, 11
GNT[4:0]	T24, P22, P21, R22, N20	Output	OV _{DD}	DRV_PCI	4, 11
IDSEL	L25	Input	OV _{DD}	_	
ĪNTA	V21	Output	OV _{DD}	DRV_PCI	6, 11, 12
ĪRDY	H24	I/O	OV _{DD}	DRV_PCI	6, 11
LOCK	G21	Input	OV _{DD}	_	6
PAR	G24	I/O	OV _{DD}	DRV_PCI	11
PERR	G25	I/O	OV _{DD}	DRV_PCI	6, 11, 13
REQ[4:0]	W25, V25, U25, T25, T23	Input	OV _{DD}	_	10
SERR	F25	I/O	OV _{DD}	DRV_PCI	6, 11, 12
STOP	H21	I/O	OV_{DD}	DRV_PCI	6, 11
TRDY	H25	I/O	OV_{DD}	DRV_PCI	6, 11
	Memory Inter	rface Signals		•	
ĀS	A4	Output	GV _{dd}	DRV_MEM_CTRL	
CAS/DQM[0:7]	A2, B1, A11, A10, B3, C2, F12, D11	Output	GV _{dd}	DRV_MEM_CTRL	4
CKE	A12	Output	GV _{dd}	DRV_MEM_CTRL	17
FOE	A13	I/O	GV _{dd}	DRV_MEM_CTRL	1, 2

Table 17. Tsi107 Pinout Listing (Continued)

Name	Pin Number	Туре	Supply Voltage	Output Driver Type	Notes
MDH[0:31]	M6, L4, L6, K2, K4, K5, J4, J6, H4, H5, G3, G5, G6, F5, F1, E1, B14, D15, B15, E16, D16, C16, D18, D17, B17, F18, E19, E20, B19, B20, B21, A22		GV _{DD}	DRV_MEM_DATA	4
MDL[0:31]	M5, L1, L2, K1, K3, J1, J2, H1, H2, H6, G2, G4, F4, G1, F2, E2, F14, F15, A16, F17, B16, A17, A18, A19, B18, E18, D19, F19, A20, C19, D20, A21	I/O	GV _{DD}	DRV_MEM_DATA	3, 4
PAR/AR[0:7]	D2, C1, A15, A14, D1, D3, F13, C13	I/O	GV _{DD}	DRV_MEM_DATA	4
RAS/CS[0:7]	E6, C4, D5, E4, C10, F11, B10, B11	Output	GV _{DD}	DRV_MEM_ADDR	4
RCS0	D10	I/O	GV _{DD}	DRV_MEM_ADDR	1, 2
RCS1	В9	Output	GV _{DD}	DRV_MEM_DATA	
RCS2	B5	Output	GV _{DD}	DRV_MEM_ADDR	
RCS3	D7	Output	GV _{DD}	DRV_MEM_ADDR	
SDBA0	A9	Output	GV _{DD}	DRV_MEM_ADDR	1, 2
SDBA1	A8	Output	GV _{DD}	DRV_MEM_ADDR	
SDCAS	D4	Output	GV _{DD}	DRV_MEM_ADDR	1
SDMA [13:0]	E10, F9, D9, F8, E8, D8, B8, E7, C7, B7, A7, B6, A6, A5	Output	GV _{DD}	DRV_MEM_ADDR	4, 5
SDRAS	B4	Output	GV _{DD}	DRV_MEM_ADDR	1
WE	A3	Output	GV _{DD}	DRV_MEM_ADDR	
	PIC Contro	ol Signals			
ĪNT	Y22	Output	OV _{DD}	DRV_CPU	16
IRQ_0/S_INT	U24	Input	OV _{DD}	_	
IRQ_1/S_CLK	C24	I/O	OV _{DD}	DRV_PCI	
IRQ_2/S_RST	T21	I/O	OV _{DD}	DRV_PCI	
IRQ_3/S_FRAME	U20	I/O	OV _{DD}	DRV_PCI	
IRQ_4/L_INT	V22	I/O	OV _{DD}	DRV_PCI	

Table 17. Tsi107 Pinout Listing (Continued)

Name	Pin Number	Туре	Supply Voltage	Output Driver Type	Notes
	I ² C Cor	ntrol Signals			
SCL	AB25	I/O	OV _{DD}	DRV_CPU	8, 12
SDA	AB24	I/O	OV _{DD}	DRV_CPU	8, 12
	Cloc	k Signals			
СКО	V20	Output	OV _{DD}	DRV_PCI	
CPU_CLK[0:2]	AA12, AA13, AB12	Output	BV _{DD}	DRV_CPU_CLK	4
OSC_IN	U22	Input	OV _{DD}	_	
PCI_CLK [0:4]	R25, P24, R24, N24, N25	Output	OV _{DD}	DRV_MEM_CTRL	4
PCI_SYNC_IN	P20	Input	OV _{DD}	_	
PCI_SYNC_OUT	P25	Output	OV _{DD}	DRV_MEM_CTRL	
SDRAM_CLK [0:3]	D14, D13, E12, E14	Output	GV _{DD}	DRV_MEM_CTRL	4
SDRAM_SYNC_IN	E13	Input	GV _{DD}	_	
SDRAM_SYNC_OUT	D12	Output	GV _{DD}	DRV_MEM_CTRL	
	Miscella	neous Signals			
HRESET	AA23	Input	OV _{DD}	_	
HRESET_CPU	AB21	Output	BV_{DD}	DRV_CPU	10, 12
MCP	AE20	Output	OV _{DD}	DRV_CPU	12, 16
NMI	AC25	Input	OV _{DD}	_	
<u>QACK</u>	AE18	Output	BV _{DD}	DRV_CPU	10
QREQ	M4	Input	BV _{DD}	_	
SRESET	Y18	Output	BV _{DD}	DRV_CPU	10
	Test/Config	guration Signals			
PLL_CFG[0:3]	AC22, AD23, AD22, AE23	Input	OV _{DD}	_	2,4
TCK	W24	Input	OV _{DD}	_	7, 10
TDI	Y25	Input	OV _{DD}	_	7, 10
TDO	W23	Output	OV _{DD}	DRV_PCI	
TEST	AA25	Input	OV _{DD}	_	7, 10
TEST1	V24	Input	OV _{DD}	_	8
TEST2	D6	Input	GV _{DD}	_	9
TMS	Y24	Input	OV _{DD}	_	7,10
TRIG_IN	W22	Input	OV _{DD}	_	
TRIG_OUT	W21	Output	OV _{DD}	DRV_CPU	10

Table 17. Tsi107 Pinout Listing (Continued)

Name	Pin Number	Туре	Supply Voltage	Output Driver Type	Notes
TRST	AA24	Input	OV_{DD}	_	7, 10, 14
	Power and Gro	ound Signals			
AV_{DD}	AE24	Input	_	_	_
GND	AA21, AB22, AC11, AC14, AC17, AC20, AC23, AC3, AC5, AC8, AD24, AE25, C12, C15, C18, C21, C23, C3, C6, C9, E3, F10, F16, F20, F23, F6, G11, G13, G15, G18, G8, H19, H3, H7, J23, K20, K6, L19, L3, L7, M23, N19, N7, P3, R19, R23, R7, T20, T6, U3, V19, V23, V7, W11, W13, W15, W18, W8, Y10, Y16, Y19, Y20, Y3, Y6	Input		_	
GV _{DD}	B2, C5, C8, C11, C14, C17, C20, E5, E9, E11, E15, E17, F3, G7, G9, G12, G14, G17, G19, J3, J5, J7, L5, M3, M7	Input	_	_	
LAV _{DD}	F7	Input	_	_	
LV _{DD}	D22, F22, H22, K22, N22, T22	Input	_	_	
OV _{DD}	B24, E21, E23, H23, J19, J21, L21, L23, M19, P19, P23, R21, U19, U21, U23, Y23	Input	_		
BV_{DD}	P7, R3, R5, U5, U7, V3, W7, W9, W12, W14, W17, AA3, AA5, AA9, AA11, AA15, AA17, AC6, AC9, AC12, AC15, AC18, AC21, AD2	Input	_	_	
V_{DD}	K19, W16, T19, G10, G16, K7, T7, W10, W19, W20, Y21, AA22, AB23, AC24, AD25	Input	_		

Table 17. Tsi107 Pinout Listing (Continued)

Name	Pin Number	Туре	Supply Voltage	Output Driver Type	Notes	
Manufacturing Pins						
FTP[2:3]	R20, D24	I/O	OV_{DD}	DRV_PCI	4, 8	
MTP[1:2]	B12, B13	I/O	GV _{DD}	DRV_MEM_CTRL	4, 9	

- 1. This pin has an internal pull-up resistor which is enabled only when the Tsi107 is in reset state. The value of the internal pull-up resistor is not guaranteed, but is sufficient to ensure that a logic 1 is read into configuration bits during reset.
- 2. This pin is a reset configuration pin.
- 3. MDL[0] is a reset configuration pin and has an internal pull-up resistor which is enabled only when the Tsi107 is in the reset state. The value of the internal pull-up resistor is not guaranteed, but is sufficient to ensure that a logic 1 is read into configuration bits during reset.
- 4. Multi-pin signals such as AD[0:31] or DL[0:31] have their physical package pin numbers listed in order corresponding to the signal names. Ex: AD0 is on pin D21, AD1 is on pin D23, ..., AD31 is on pin N23.
- 5. SDMA[10:1] are reset configuration pins and have internal pull-up resistors which are enabled only when the Tsi107 is in the reset state. The values of the internal pull-up resistors are not guaranteed, but are sufficient to ensure that logic 1s are read into the configuration bits during reset. The value of the internal pull-up resistor ranges between 20– $200 \text{ k}\Omega$
- 6. Recommend a weak pull-up resistor (2–10 k Ω) be placed on this PCI control pin to LV_{DD}.
- 7. V_{IH} and V_{IL} for these signals are the same as the PCI V_{IH} and V_{IL} entries in Table 3.
- 8. Recommend a weak pull-up resistor (2–10 k Ω) be placed on this pin to OV_{DD}.
- 9. Recommend a weak pull-up resistor (2–10 k Ω) be placed on this pin to GV_{DD}.
- 10. This pin has an internal pull-up resistor; the value of the internal pull-up resistor is not guaranteed, but is sufficient to prevent unused inputs from floating.
- 11. This pin is affected by programmable PCI_HOLD_DEL parameter, see Section 1.4.2.4, "PCI Signal Output Hold Timing."
- 12. This pin is an open drain signal.
- 13. This pin is a sustained three-state pin as defined by the PCI Local Bus Specification.
- 14. See Section 1.7.3, "Connection Recommendations," for additional information on this pin.
- 15.Recommend a weak pull-up resistor (2–10 k Ω) be placed on this pin to BV_{DD}.
- 16.If $BV_{DD} = 2.5 \text{ V} \pm 5\%$, this microprocessor interface pin needs to be DC voltage level shifted from OV_{DD} (3.3 V \pm 0.3 V) to 2.5 V \pm 5%; this can typically be accomplished with a two resistor voltage divider circuit since the signal is an output only signal.
- 17.CKE transitions to a high impedance state when $\overline{\text{HRESET}}$ is asserted. Due to the capacitive loading on the pin the fall time may be excessively long, which may cause problems with some SDRAM devices. To prevent this, the signal must be conditioned. The preferred method of conditioning is to logically 'AND' the CKE and $\overline{\text{HRESET}}$ signals together, and use the output to drive the CKE input of the SDRAM. The alternate method is to add a pull-down (200–470 Ω) to CKE to transition the signal quickly to a logic low after the assertion of $\overline{\text{HRESET}}$. The alternate method is less reliable, as CKE contains a weak internal pull-up resistor and the amount of capacitive load can vary from design to design.

1.6 PLL Configuration

The Tsi107 internal PLL is configured by the PLL_CFG[0:3] signals. For a given PCI_SYNC_IN (PCI bus) frequency, the PLL configuration signals set the core/memory/processor PLL (VCO) frequency of operation for the PCI-to-core/memory/processor frequency multiplying, if any. All valid PLL configurations for the Tsi107 are shown in Table 18. Range values are shown rounded down to the nearest whole number (decimal place accuracy removed) for clarity.

		66 MH	Iz Part	100 MI	Hz Part		
Ref	PLL_CFG[0:3] ²	PCI_ SYNC_IN Range (MHz)	Core/Mem/ CPU Range (MHz)	PCI_ SYNC_IN Range (MHz)	Core/Mem/ CPU Range (MHz)	PCI:Core Ratio	VCO Multiplier
1	0001	25 ⁴ –33 ⁵	25–33	25 ⁴ –50 ⁵	25–50	1	4
2	0010	13 ⁴ –16 ⁵	26–34	13 ⁴ –25 ⁵	26–50	2	4
3	0011	Вуј	pass	Вуј	pass	Bypass	Bypass
5	0101	25 ⁴ –33 ⁷	50–66	25 ⁴ –50 ⁷	50–100	2	2
8	1000	17 ⁴ –22 ⁷	51–66	17 ⁴ –33 ⁷	50–100	3	2
9	1001	34 ⁴ –44 ⁷	51–66	33 ⁴ –66 ⁶	50–100	1.5	2
A	1010	13 ⁴ –16 ⁷	52-64	13 ⁴ –25 ⁷	52–100	4	2
С	1100	20 4-26 7	50–65	20 ⁴ –40 ⁷	50–100	2.5	2
D	1101	50 ⁴ –66 ⁶	50–66	50 ⁴ –66 ⁶	50–66	1	2
F	1111	Clock off ³	Not usable	Clock off ³	Not usable	Off	Off

Table 18. Tsi107 Bridge Controller PLL Configuration

Notes:

- 1. PLL_CFG[0:3] settings not listed (0000, 0100, 0110, 0111, 1011, and 1110) are reserved.
- 2. In PLL bypass mode, the PCI_SYNC_IN input signal clocks the internal core directly, the PLL is disabled, and the PCI:core mode is set for 1:1 mode operation. The AC timing specifications given in this document do not apply in PLL bypass mode.
- 3. In clock off mode, no clocking occurs inside the Tsi107 regardless of the PCI_SYNC_IN input.
- 4. Limited due to minimum memory VCO (100 MHz).
- 5. Limited due to maximum memory VCO = (2x maximum memory bus speed).
- 6. Limited by maximum PCI bus speed (66 MHz).
- 7. Limited by maximum memory bus speed.

1.7 System Design Information

This section provides electrical and thermal design recommendations for successful application of the Tsi107.

1.7.1 PLL Power Supply Filtering

The AV_{DD} and LAV_{DD} power signals are provided on the Tsi107 to provide power to the peripheral logic/memory bus PLL and the SDRAM clock delay-locked loop (DLL), respectively. To ensure stability of the internal clocks, the power supplied to the AV_{DD} and LAV_{DD} input signals should be filtered of any noise in the 500-kHz to 10-MHz resonant frequency range of the PLLs. A separate circuit similar to the

one shown in Figure 26 using surface mount capacitors with minimum effective series inductance (ESL) is recommended for each of the AV_{DD} and LAV_{DD} power signal pins. Consistent with the recommendations of Dr. Howard Johnson in *High Speed Digital Design: A Handbook of Black Magic* (Prentice Hall, 1993), multiple small capacitors of equal value are recommended over using multiple values.

The circuits should be placed as close as possible to the respective input signal pins to minimize noise coupled from nearby circuits. Routing directly as possible from the capacitors to the input signal pins with minimal inductance of vias is important but proportionately less critical for the LAV_{DD} pin.




Figure 26. PLL Power Supply Filter Circuit

1.7.2 Decoupling Recommendations

Due to the Tsi107 dynamic power management feature, large address and data buses, and high operating frequencies, the Tsi107 can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the Tsi107 system, and the Tsi107 itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each V_{DD} , OV_{DD} , GV_{DD} , and LV_{DD} pin of the Tsi107. It is also recommended that these decoupling capacitors receive their power from separate V_{DD} , OV_{DD} , GV_{DD} , and GND power planes in the PCB, utilizing short traces to minimize inductance. These capacitors should have a value of 0.1 μ F. Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0508 or 0603, oriented such that connections are made along the length of the part.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the V_{DD} , OV_{DD} , OV_{DD} , OV_{DD} , OV_{DD} , OV_{DD} , OV_{DD} , and OV_{DD} planes to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors: $OV_{DD} = 100$, $OV_{DD} = 100$, OV

1.7.3 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to OV_{DD} . Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external V_{DD} , OV_{DD} , OV_{DD} , EV_{DD} , and $EV_{$

The PCI_SYNC_OUT signal is intended to be routed halfway out to the PCI devices and then returned to the PCI_SYNC_IN input of the Tsi107.

The SDRAM_SYNC_OUT signal is intended to be routed halfway out to the SDRAM devices and then returned to the SDRAM_SYNC_IN input of the Tsi107. The trace length may be used to skew or adjust the timing window as needed.

The TRST signal must be asserted during reset to ensure proper initialization and operation of the Tsi107. It is recommended that the TRST signal be connected to the system HRESET signal or pulled down with a $100-\Omega$ to $1-k\Omega$ resistor.

1.7.4 Pull-Up/Pull-Down Resistor Requirements

The data bus input receivers are normally turned off when no read operation is in progress; therefore, they do not require pull-up resistors on the bus. The processor data bus signals are: DH[0:31], DL[0:31], and DP[0:7]. The memory data bus signals are: MDH[0:31], MDL[0:31], and PAR/AR[0:7].

If the 32-bit data bus mode is selected, the input receivers of the unused data and parity bits (DL[0:31], DP[4:7], MDL[0:31], and PAR[4:7]) will be disabled, and their outputs will drive logic zeros when they would otherwise normally be driven. For this mode, these pins do not require pull-up resistors, and should be left unconnected by the system to minimize possible output switching.

It is recommended that \overline{ARTRY} , \overline{TA} , and \overline{TS} have weak pull-up resistors (2–10 k Ω) connected to BV_{DD}.

It is recommended that MTP[1:2] and $\overline{TEST2}$ have weak pull-up resistors (2–10 k Ω) connected to GV_{DD}.

It is recommended that the following signals be pulled up to OV_{DD} with weak pull-up resistors (2–10 k Ω): SDA, SCL, TEST1, and FTP[2:3].

It is recommended that the following PCI control signals be pulled up to LV_{DD} with weak pull-up resistors (2–10 kΩ): DEVSEL, FRAME, IRDY, LOCK, PERR, SERR, STOP, TRDY, and INTA. The resistor values may need to be adjusted stronger to reduce induced noise on specific board designs.

The following pins have internal pull-up resistors enabled at all times: REQ[0:4], TCK, TDI, TMS, TRST, BR1, QACK, SRESET, TEST, and TRIG OUT. See Table 17 for more information.

HRESET_CPU has an internal pull-up resistor enabled at all times. The value of the internal pull-up resistor is not guaranteed, but is sufficient to prevent unused inputs from floating. It is recommended that an external resistor in the range of 2–10 k Ω be applied, to ensure that a sufficient rise-time is achieved upon de-assertion of the signal. See Table 17 for more information.

The following pins have internal pull-up resistors enabled only while device is in the reset state: MDL0, FOE, RCSO, SDRAS, SDCAS, CKE, SDBAO, and SDMA[10:1]. See Table 17 for more information.

The following pins are reset configuration pins: MDL0, FOE, RCSO, SDBAO, SDMA[10:1], and PLL CFG[0:3]. These pins are sampled during reset to configure the device.

Any other unused active-low input pins should be tied to a logic one level via weak pull-up resistors $(2-10 \text{ k}\Omega)$ to the appropriate power supply listed in Figure 17. Unused active-high input pins should be tied to GND via weak pull-down resistors (2–10 k Ω).

1.7.5 Thermal Management Information

An estimation of the chip junction temperature, T_J , can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} \times P_D)$$

where

 T_A = ambient temperature for the package (°C) $R_{\theta JA}$ = junction-to-ambient thermal resistance (°C/W)

 P_D = power dissipation in the package (W)

The junction-to-ambient thermal resistance is an industry-standard value that provides a quick and easy estimation of thermal performance. Table 6 has four junction-to-ambient thermal resistances ($R_{\theta JA}$ or $R_{\theta JMA}$). Two test boards are used: single-signal-layer (1s) and four-layer boards with two internal planes (2s2p). Which value is closer to the application depends on the system board thermal resistance and the density of other high-power dissipation components.

To illustrate the process, determine the junction temperature based on the values provided in Table 6 for an Tsi107 that is mounted on a board with many internal planes using arbitrary values. If the Tsi107 is doing most of the power dissipation, use $R_{\theta JMA}$ of 26°C/W given in Table 6. The ambient temperature near the device is 45°C. Suppose the total typical power dissipation at 100 MHz core frequency is 2.1 W (see Table 5). The junction temperature is:

$$T_I = 45 + (2.1 \times 26) = 100$$
°C.

If this value is less than the maximum junction temperature noted in Table 1, the Tsi107 will not need a heat sink. If the ambient temperature is higher or the power dissipation is higher because of faster bus speed, the device will probably need a heat sink.

The Tsi107 may need a heat sink depending on the system. This section provides thermal management information for the flip chip plastic ball grid array (FC-PBGA) package for air-cooled applications. Proper thermal control design is primarily dependent on the system-level design—the heat sink, airflow, and thermal interface material. To reduce the die-junction temperature, heat sinks may be attached to the package by several methods—spring clip to holes in the printed-circuit board or package, and mounting clip and screw assembly (see Figure 27); however, due to the potential large mass of the heat sink, attachment through the printed-circuit board is suggested. The force of the heat sink on the die should not exceed 6 lb. The heat sink surface must be flat without protrusions and must be parallel with the die as the heat sink is brought into contact to avoid chipping the edges of the die and the heat sink. Because of the small contact area of the heat sink, it is suggested that the mounting force be centered over the die.




Figure 27. Package Exploded Cross-Sectional View with Several Heat Sink Options


The board designer can choose between several types of heat sinks to place on the Tsi107. Ultimately, the final selection of an appropriate heat sink depends on many factors, such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly, and cost.

1.7.6 Internal Package Conduction Resistance

For the exposed-die packaging technology, shown in Figure 3, the intrinsic conduction thermal resistance paths are as follows:

- The die junction-to-case (actually top-of-die, since silicon die is exposed) thermal resistance
- The die junction-to-ball thermal resistance

Figure 28 depicts the primary heat transfer path for a package with an attached heat sink mounted to a printed-circuit board.



(Note the internal versus external package resistance.)

Figure 28. FC-PBGA Package with Heat Sink Mounted to a Printed-Circuit Board

Heat generated on the active side of the chip is conducted through the silicon, then through the heat sink attach material (or thermal interface material), and finally to the heat sink, where it is removed by forced-air convection.

Because the silicon thermal resistance is quite small for a first-order analysis, the temperature drop in the silicon may be neglected. Thus, the thermal interface material and the heat sink conduction/convective thermal resistances are the dominant terms.

1.7.6.1 Thermal Interface Materials

A thermal interface material is recommended at the package lid-to-heat sink interface to minimize the thermal contact resistance. For those applications where the heat sink is attached by spring clip mechanism, Figure 29 shows the thermal performance of three thin-sheet thermal-interface materials (silicone, graphite/oil, floroether oil), a bare joint, and a joint with thermal grease as a function of contact pressure. As shown, the performance of these thermal interface materials improves with increasing contact pressure. The use of thermal grease significantly reduces the interface thermal resistance. That is, the bare joint results in a thermal resistance approximately seven times greater than the thermal grease joint.




Figure 29. Thermal Performance of Select Thermal Interface Material

Often, heat sinks are attached to the package by means of a spring clip to holes in the printed-circuit board (see Figure 28). Therefore, the synthetic grease offers the best thermal performance, considering the low interface pressure and is recommended. Of course, the selection of any thermal interface material depends on many factors—thermal performance requirements, manufacturability, service temperature, dielectric properties, cost, etc.

The board designer can choose between several types of thermal interface. Heat sink adhesive materials should be selected based upon high conductivity, yet adequate mechanical strength to meet equipment shock/vibration requirements.

1.7.6.2 Thermal Interface Materials

For preliminary heat sink sizing, the die-junction temperature can be expressed as follows:

$$T_i = T_i + T_r + (\theta_{ic} + \theta_{int} + \theta_{sa}) \times P_d$$

where:

 T_i = die-junction temperature

 T_i = inlet cabinet ambient temperature

 T_r = air temperature rise within the computer cabinet

 θ_{ic} = junction-to-case thermal resistance

 θ_{int} = adhesive or interface material thermal resistance

 θ_{sa} = heat sink base-to-ambient thermal resistance

 P_d = power dissipated by the device

During operation, the die-junction temperatures (T_j) should be maintained less than the value specified in Table 1. The temperature of air cooling the component greatly depends on the ambient inlet air temperature and the air temperature rise within the electronic cabinet. An electronic cabinet inlet-air temperature (T_i) may range from 30° to 40°C. The air temperature rise within a cabinet (T_r) may be in the range of 5° to 10°C. The thermal resistance of the thermal interface material (θ_{int}) is typically about 1.5°C/W. For example, assuming a T_a of 60°C, a T_r of 5°C, a FC-PBGA package $\theta_{jc}=0.1$, and a typical power consumption (P_d) of 2.1 W, the following expression for T_i is obtained:

Die-junction temperature:
$$T_i = 60^{\circ}\text{C} + 5^{\circ}\text{C} + (0.1^{\circ}\text{C/W} + 1.5^{\circ}\text{C/W} + \theta_{sa}) \times 2.1 \text{ W}$$

For this example, a θ_{sa} value of 17.4°C/W or less is required to maintain the die junction temperature below the maximum value of Table 1. Though the die junction-to-ambient and the heat sink-to-ambient thermal resistances are a common figure-of-merit used for comparing the thermal performance of various microelectronic packaging technologies, one should exercise caution when only using this metric in determining thermal management because no single parameter can adequately describe three-dimensional heat flow. The final die-junction operating temperature is not only a function of the component-level thermal resistance, but the system-level design and its operating conditions. In addition to the component's power consumption, a number of factors affect the final operating die-junction temperature—airflow, board population (local heat flux of adjacent components), heat sink efficiency, heat sink attach, heat sink placement, next-level interconnect technology, system air temperature rise, altitude, etc.

1.8 133 MHz Tsi107 Hardware Specification Changes

This section shows changes applicable to the 133 MHz Tsi107, part numbers Tsi107D-133LE and Tsi107D-133LEY. These changes are revisions to the recommended operating conditions and electrical specifications from those described in the previous sections of this document.

Table 19. Part Numbers addressed by this section

Tundra	Opera	ting Conditions		Significant Differences from
Part Number	Memory Bus Frequency (MHz)	$V_{ m DD}$	T _j (°C)	Hardware Specification
Tsi107D-133LE Tsi107D-133LEY	133	2.7 ± 100 mV DC nominal	0 to 85	Modified voltage and temperature specifications to achieve 133 MHz.

1.8.1 DC Electrical Characteristic Changes

The following sections describe the changes in the DC electrical characteristics for the 133 MHz Tsi107.

1.8.1.1 Recommended Operating Condition Changes

Table 20 provides the recommended operating conditions for the 133 MHz Tsi107.

Table 20. Recommended Operating Conditions for the 133 MHz Tsi107

Characteristic	Symbol	Recommended Value	Unit	Notes
Supply voltage	V _{DD}	$2.7 \pm 100 \text{ mV}$	V	4
PLL supply voltage	$AV_{ m DD}$	$2.7 \pm 100 \text{ mV}$	V	5
DLL supply voltage	LAV _{DD}	$2.7 \pm 100 \text{ mV}$	V	5
Die-junction temperature	T _j	0 to 85	°C	

Cautions

- 4. OV_{DD} must not exceed $V_{DD}/AV_{DD}/LAV_{DD}$ by more than 1.8 V at any time, including during power-on reset.
- 5. V_{DD}/AV_{DD}//LAV_{DD} must not exceed OV_{DD} by more than 0.6 V at any time, including during power-on reset.

1.8.1.2 Power Characteristic Changes

Table 21 provides the power consumption for the 133 MHz Tsi107.

Table 21. Power Consumption for the 133 MHz Tsi107

Mode	CI_SYNC_IN/Core Fr	requency (MHz) 66/133	Unit	Notes	
Wiode	V _{DD} Power	I/O Power	Omt	Notes	
Typical	1230	1308	mW	1, 2	
Doze	476	1022	mW	1, 2	
Nap	356	1108	mW	1, 2	
Sleep	149	1056	mW	1, 2	

Table 21. Power Consumption for the 133 MHz Tsi107 (Continued)

Mode	CI_SYNC_IN/Core Fr	equency (MHz) 66/133	Unit Note			
Mode	V _{DD} Power	I/O Power	Omt	Notes		

- 1. Power is extrapolated at $V_{DD} = 2.7 \text{ V}$, $GV_{DD} = OV_{DD} = BV_{DD} = 3.45 \text{ V}$.
- 2. All clock drivers enabled.

1.8.2 AC Electrical Characteristic Changes

The following sections describe the changes in the AC electrical characteristics for the 133 MHz Tsi107.

1.8.2.1 Output AC Timing Specification Changes

Table 10 provides the processor bus AC timing specifications for the 133 MHz Tsi107.

Table 22. Output AC Timing Specifications for the 133 MHz Tsi107

Num	Characteristic ^{3, 6}	Min	Max	Unit	Notes
12b	Memory interface signals, SDRAM_SYNC_IN to output valid	_	4.5	ns	1
12e	60x Processor interface signals, SDRAM_SYNC_IN to output valid	_	4.5	ns	1

Notes:

1. All memory and related interface output signal specifications are specified from the VM = 1.4 V of the rising edge of the memory bus clock, SDRAM_SYNC_IN to the TTL level (0.8 or 2.0 V) of the signal in question. SDRAM_SYNC_IN is the same as PCI_SYNC_IN in 1:1 mode, but is twice the frequency in 2:1 mode (processor/memory bus clock rising edges occur on every rising and falling edge of PCI_SYNC_IN).

1.8.2.2 I²C AC Timing Specification Changes

Table 23 provides the I^2C frequency divider register (I2CFDR) information for the Tsi107 133 MHz memory bus.

Table 23. Maximum I²C Input Frequency for the 133 MHz Tsi107

FDR	Divider ^{2, 3}	Max I ² C Input Frequency ¹
Hex ²	(Dec)	SDRAM_CLK @ 133 MHz
20, 21	160, 192	4.58 MHz
22, 23, 24, 25	224, 256, 320, 384	2.95 MHz
0, 1	288, 320	2.18 MHz
2, 3, 26, 27, 28, 29	384, 448, 480, 512, 640, 768	1.72 MHz
4, 5	576, 640	1.22 MHz
6, 7, 2A, 2B, 2C, 2D	768, 896, 960, 1024, 1280, 1536	943
8, 9	1152, 1280	648
A, B, 2E, 2F, 30, 31	1536, 1792, 1920, 2048, 2560, 3072	494
C, D	2304, 2560	335

Table 23. Maximum I²C Input Frequency for the 133 MHz Tsi107 (Continued)

FDR	Divider ^{2, 3}	Max I ² C Input Frequency ¹
Hex ²	(Dec)	SDRAM_CLK @ 133 MHz
E, F, 32, 33, 34, 35	3072, 3584, 3840, 4096, 5120, 6144	253
10, 11	4608, 5120	170
12, 13, 36, 37, 38, 39	6144, 7168, 7680, 8192, 10240, 12288	128
14, 15	9216, 10240	85
16, 17, 3A, 3B, 3C, 3D	12288, 14336, 15360, 16384, 20480, 24576	64
18, 19	18432, 20480	43
1A, 1B, 3E, 3F	24576, 28672, 30720, 32768	32
1C, 1D	36864, 40960	21
1E, 1F	49152, 61440	16

- 1. Values are in kHz unless otherwise specified.
- 2. FDR Hex and Divider (Dec) values are listed in corresponding order.
- 3. Multiple Divider (Dec) values will generate the same input frequency, but each Divider (Dec) value will generate a unique output frequency.

1.8.3 PLL Configuration Changes

The Tsi107 internal PLLs are configured by the PLL_CFG[0:3] signals. For a given PCI_SYNC_IN (PCI bus) frequency, the PLL configuration signals set both the peripheral logic/memory bus PLL (VCO) frequency of operation for the PCI-to-memory frequency multiplying and the MPC603e CPU PLL (VCO) frequency of operation for memory-to-CPU frequency multiplying. Table 24 provides the PLL configurations for the 133 MHz Tsi107. Range values are shown rounded down to the nearest whole number (decimal place accuracy removed) for clarity.

Table 24. Bridge Controller PLL Configuration for the 133 MHz Tsi107

Ref	PLL_CFG[0:3] ²	133 MHz Part		DCI-Com	VCO
		PCI_SYNC_IN Range (MHz)	Core/Mem/CPU Range (MHz)	PCI:Core Ratio	Multiplier
1	0001	25 ⁴ -66 ⁵	25-66	1	4
2	0010	13 ⁴ - 33 ⁵	26 - 66	2	4
3	0011	Bypass		Bypass	
5	0101	25 ⁴ - 66 ⁶	50 - 132	2	2
8	1000	17 ⁴ - 44 ⁵	51 - 132	3	2
9	1001	33 ⁴ - 66 ⁶	50 - 100	1.5	2
A ⁸	1010	13 ⁴ - 33 ⁷	51 - 133	4	2
С	1100	20 ⁴ - 53 ⁷	50 - 133	2.5	2

Table 24. Bridge Controller PLL Configuration for the 133 MHz Tsi107 (Continued)

	PLL_CFG[0:3] ²	133 MHz Part		PCI:Core	vco
Ref		PCI_SYNC_IN Range (MHz)	Core/Mem/CPU Range (MHz)	Ratio	Multiplier
D	1101	50 ⁴ - 66 ⁶	50 - 66	1	2
F	1111	Clock Off ³	Not Usable	Off	Off

- 1. PLL_CFG[0:3] settings not listed (0000, 0100, 0110, 0111, 1011, and 1110) are reserved.
- 2. In PLL bypass mode, the PCI_SYNC_IN input signal clocks the internal core directly, the PLL is disabled, and the PCI:core mode is set for 1:1 mode operation. The AC timing specifications given in this document do not apply in PLL bypass mode.
- 3. In clock off mode, no clocking occurs inside the MPC107 regardless of the PCI_SYNC_IN input.
- 4. Limited due to minimum memory VCO (100 MHz).
- 5. Limited due to maximum memory VCO = (266 MHz).
- 6. Limited by maximum PCI bus speed (66 MHz).
- 7. Limited by maximum memory bus speed.
- 8. Note that this mode is guaranteed by design and is not based on testing.

1.9 Ordering Information

This section describes ordering information for the Tsi107.

1.9.1 Part Numbers


Please reference the following Tundra part numbers when ordering the Tsi107. The obsolete Motorola part numbers are shown for reference.

Table 25. Tundra Part Numbers

Package	Current Tundra Part Number	Obsolete Motorola Part Number	
PBGA	Tsi107D-66JE	XPC107APX66LD	
PBGA (Pb-free)	Tsi107D-66JEY	N/A	
PBGA	Tsi107C-100JE	XPC107APX100LC	
PBGA (Pb-free)	Tsi107D-100JEY	N/A	
PBGA	Tsi107D-100JE	XPC107APX100LD	
PBGA	Tsi107D-133LE	XPC107APX133WD	
PBGA (Pb-free)	Tsi107D-133LEY	N/A	

1.9.2 Part Number Information

The Tundra part numbering system is explained as follows.




- () Indicates optional characters.
- Tsi Tundra system interconnect product identifier. All Tundra semiconductor product numbers start with "Tsi."
- NNNN Product number (may be three or four digits)
- SS(S) Maximum operating frequency of the fastest interface in MHz. If the speed of this interface exceeds 999 MHz then the number will be followed by a G, for GHz (for example, a 10-GHz part would be marked as 10G).
- E Operating environment in which the product is guaranteed. This code may be one of the following characters:
 - C Commercial temperature range (0 to $+70^{\circ}$ C)
 - I Industrial temperature range (-40 to +85°C)
 - E Extended temperature range (-55 to +125°C)
 - J Junction rated temperature range (0 to 105°C)
 - K Junction rated extended temperature range (-40 to 105°C)
 - L Temperature range (0 to 85 °C)
- P The Package type of the product:
 - B Ceramic ball grid array (CBGA)
 - E Plastic ball grid array (PBGA)
 - G Ceramic pin grid array (CPGA)
 - J Ultra ball grid array (EBGA), 1 mm pitch
 - K Ultra ball grid array (EBGA), 1.27 mm pitch
 - L Plastic ball grid array (PBGA), 1 mm pitch
 - M Small outline integrated circuit (SOIC)
 - Q Plastic quad flatpack
- G Tundra products fit into three RoHS-compliance categories:
 - Y RoHS Compliant (60f6) These products contain none of the six restricted substances above the limits set in the EU Directive 2002/95/EC.

- Y RoHS Compliant (Flip Chip) These products contain only one of the six restricted substances: Lead (Pb). These flip-chip products are RoHS compliant through the Lead exemption for Flip Chip technology, Commission Decision 2005/747/EC, which allows Lead in solders to complete a viable electrical connection between semiconductor die and carrier within integrated circuit Flip Chip packages.
- V RoHS Compliant/Green These products follow the above definitions for RoHS Compliance and are denoted as Green as they contain no Halogens.
- Z# Prototype version status (optional). If a product is released as a prototype then a "Z" is added to the end of the part number. Further revisions to the prototype prior to production release would add a sequential numeric digit. For example, the first prototype version of device would have a "Z," a second version would have "Z1," and so on. The prototype version code is dropped once the product reaches production status.

1.9.3 Part Marking

Figure 30 shows the marking characteristics of the Tsi107 package.



Legend:

Line 1 - Tsi107 = Tundra part number, # = revision

Line 2 - XXX = speed, A = temp variant, B = package designator

Line 3 - MMMMMM - probed mask set number

Line 4 - ATWLYYWWZ - traceability code with:

A = assembly site, T = test site, L = wafer lot, YYWW = date code, Z = assembly lot

Notes:

- 1. All dimensions in mm
- 2. Lines 1-4 laser marked

Figure 30. Tsi107 Package Markings