

**Data Sheet June 8, 2012 FN6307.5** 

## ±15kV ESD Protected, 3.3V, Full Fail-Safe, Low Power, High Speed or Slew Rate Limited, RS-485/RS-422 Transceivers

The Intersil ISL317XE are ±15kV IEC61000 ESD Protected, 3.3V-powered, single transceivers that meet both the RS-485 and RS-422 standards for balanced communication. These devices have very low bus currents (+125mA/-100mA), so they present a true "1/8 unit load" to the RS-485 bus. This allows up to 256 transceivers on the network without violating the RS-485 specification's 32 unit load maximum, and without using repeaters. For example, in a remote utility meter reading system, individual meter readings are routed to a concentrator via an RS-485 network, so the high allowed node count minimizes the number of repeaters required.

Receiver (Rx) inputs feature a "Full Fail-Safe" design, which ensures a logic high Rx output if Rx inputs are floating, shorted, or terminated but undriven.

Hot Plug circuitry ensures that the Tx and Rx outputs remain in a high impedance state while the power supply stabilizes.

The ISL3170E through ISL3175E utilize slew rate limited drivers which reduce EMI, and minimize reflections from improperly terminated transmission lines, or unterminated stubs in multidrop and multipoint applications. Slew rate limited versions also include receiver input filtering to enhance noise immunity in the presence of slow input signals.

The ISL3170E, ISL3171E, ISL3173E, ISL3174E, ISL3176E, ISL3177E are configured for full duplex (separate Rx input and Tx output pins) applications. The half duplex versions multiplex the Rx inputs and Tx outputs to allow transceivers with output disable functions in 8 Ld packages.

#### **Features**

- IEC61000 ESD Protection on RS-485 I/O Pins .....±15kV
   Class 3 ESD Level on all Other Pins ...... >7kV HBM
- Full Fail-safe (Open, Short, Terminated/Floating) Receivers
- Hot Plug Tx and Rx Outputs Remain Three-state During Power-up (Only Versions with Output Enable Pins)
- True 1/8 Unit Load Allows up to 256 Devices on the Bus
- Single 3.3V Supply
- High Data Rates.....up to 20Mbps
- Low Quiescent Supply Current ......800μA (Max)
   Ultra Low Shutdown Supply Current ......10nA
- -7V to +12V Common Mode Input/Output Voltage Range
- · Half and Full Duplex Pinouts
- · Three State Rx and Tx Outputs Available
- Current Limiting and Thermal Shutdown for driver Overload Protection
- Tiny MSOP Packages Consume 50% Less Board Space
- · Pb-Free (RoHS Compliant)


## **Applications**


- Automated Utility Meter Reading Systems
- · High Node Count Systems
- · Field Bus Networks
- · Security Camera Networks
- · Building Environmental Control/ Lighting Systems
- · Industrial/Process Control Networks

#### TABLE 1. SUMMARY OF FEATURES

PART NUMBER	HALF/FULL DUPLEX	DATA RATE (Mbps)	SLEW-RATE LIMITED?	HOT PLUG?	#DEVICES ON BUS	RX/TX ENABLE?	QUIESCENT I <sub>CC</sub> (µA)	LOW POWER SHUTDOWN?	PIN COUNT
ISL3170E	FULL	0.25	YES	YES	256	YES	510	YES	10, 14
ISL3171E	FULL	0.25	YES	NO	256	NO	510	NO	8
ISL3172E	HALF	0.25	YES	YES	256	YES	510	YES	8
ISL3173E	FULL	0.5	YES	YES	256	YES	510	YES	10, 14
ISL3174E	FULL	0.5	YES	NO	256	NO	510	NO	8
ISL3175E	HALF	0.5	YES	YES	256	YES	510	YES	8
ISL3176E	FULL	20	NO	YES	256	YES	510	YES	10, 14
ISL3177E	FULL	20	NO	NO	256	NO	510	NO	8
ISL3178E	HALF	20	NO	YES	256	YES	510	YES	8

#### **Pinouts**





## **Ordering Information**

PART NUMBER (Notes 1, 2, 3)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL3170EIBZ	3170EIBZ	-40 to +85	14 Ld SOIC	M14.15
ISL3170EIUZ	3170Z	-40 to +85	10 Ld MSOP	M10.118
ISL3171EIBZ	3171 EIBZ	-40 to +85	8 Ld SOIC	M8.15
ISL3171EIUZ	3171Z	-40 to +85	8 Ld MSOP	M8.118
ISL3172EIBZ	3172 EIBZ	-40 to +85	8 Ld SOIC	M8.15
ISL3172EIUZ	3172Z	-40 to +85	8 Ld MSOP	M8.118
ISL3173EIBZ	3173EIBZ	-40 to +85	14 Ld SOIC	M14.15
ISL3173EIUZ	3173Z	-40 to +85	10 Ld MSOP	M10.118
ISL3174EIBZ	3174 EIBZ	-40 to +85	8 Ld SOIC	M8.15
ISL3174EIUZ	3174Z	-40 to +85	8 Ld MSOP	M8.118
ISL3175EIBZ	3175 EIBZ	-40 to +85	8 Ld SOIC	M8.15
ISL3175EIUZ	3175Z	-40 to +85	8 Ld MSOP	M8.118
ISL3176EIBZ	3176EIBZ	-40 to +85	14 Ld SOIC	M14.15
ISL3176EIUZ	3176Z	-40 to +85	10 Ld MSOP	M10.118
ISL3177EIBZ	3177 EIBZ	-40 to +85	8 Ld SOIC	M8.15
ISL3177EIUZ	3177Z	-40 to +85	8 Ld MSOP	M8.118
ISL3178EIBZ	3178 EIBZ	-40 to +85	8 Ld SOIC	M8.15
ISL3178EIUZ	3178Z	-40 to +85	8 Ld MSOP	M8.118

#### NOTES:

- 1. Add "-T" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for <u>ISL3170E</u>, <u>ISL3171E</u>, <u>ISL3173E</u>, <u>ISL3173E</u>, <u>ISL3173E</u>, <u>ISL3177E</u>, <u>ISL3177E</u>, <u>ISL3177E</u>, <u>ISL3177E</u>. For more information on MSL please see tech brief <u>TB363</u>.

## **Truth Tables**

TRANSMITTING										
	INPUTS	OUTI	PUTS							
RE	DE	DI	Z	Y						
Х	1	1	0	1						
X	1	0	1	0						
0	0	Х	High-Z	High-Z						
1	0	Х	High-Z *	High-Z *						

NOTE: \*Shutdown Mode (See Note 10), except for ISL3171E, ISL3174E, ISL3177E

## Truth Tables (continued)

	RECEIVING										
	INPUTS										
RE	DE Half Duplex	DE Full Duplex	A-B	RO							
0	0	Х	≥ -0.05V	1							
0	0	X	≤ -0.2V	0							
0	0	Х	Inputs Open/Shorted	1							
1	0	0	Х	High-Z *							
1	1	1	Х	High-Z							


NOTE: \*Shutdown Mode (See Note 10), except for ISL3171E, ISL3174E, ISL3177E

## Pin Descriptions


PIN	FUNCTION
RO	Receiver output: If A-B $\geq$ -50mV, RO is high; If A-B $\leq$ -200mV, RO is low; RO = High if A and B are unconnected (floating) or shorted.
RE	Receiver output enable. RO is enabled when $\overline{RE}$ is low; RO is high impedance when $\overline{RE}$ is high. If the Rx enable function isn't required, connect $\overline{RE}$ directly to GND or through a $1k\Omega$ to $3k\Omega$ resistor to GND.
DE	Driver output enable. The driver outputs, Y and Z, are enabled by bringing DE high, and are high impedance when DE is low. If the Tx enable function isn't required, connect DE to $V_{CC}$ through a $1k\Omega$ to $3k\Omega$ resistor.
DI	Driver input. A low on DI forces output Y low and output Z high. Similarly, a high on DI forces output Y high and output Z low.
GND	Ground connection.
A/Y	±15kV IEC61000 ESD Protected RS-485/422 level, noninverting receiver input and noninverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1.
B/Z	±15kV IEC61000 ESD Protected RS-485/422 level, Inverting receiver input and inverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1.
Α	±15kV IEC61000 ESD Protected RS-485/422 level, noninverting receiver input.
В	±15kV IEC61000 ESD Protected RS-485/422 level, inverting receiver input.
Υ	±15kV IEC61000 ESD Protected RS-485/422 level, noninverting driver output.
Z	±15kV IEC61000 ESD Protected RS-485/422 level, inverting driver output.
V <sub>CC</sub>	System power supply input (3.0V to 3.6V).
NC	No Connection.

## **Typical Operating Circuits**


## ISL3172E, ISL3175E, ISL3178E



#### ISL3171E, ISL3174E, ISL3177E



## ISL3170E, ISL3173E, ISL3176E



## **Absolute Maximum Ratings**

V <sub>CC</sub> to GNDInput Voltages	7V
DI	0.3V to 7V
DE, RE (Note 20)	0.3V to 7V
Input/Output Voltages	
A, B, Y, Z	8V to +13V
RO	0.3V to (V <sub>CC</sub> +0.3V)
Short Circuit Duration	
Y, Z	Continuous
ESD Rating	See Specification Table

#### **Thermal Information**

Thermal Resistance (Typical, Note 4)	θ <sub>JA</sub> (°C/W)
8 Ld SOIC Package	105
8 Ld MSOP Package	140
10 Ld MSOP Package	190
14 Ld SOIC Package	128
Maximum Junction Temperature (Plastic Package)	
Maximum Storage Temperature Range65°	°C to +150°C
Pb-free reflow profile	ee link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

## **Operating Conditions**

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTE

4.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief <u>TB379</u> for details.

**Electrical Specifications** Test Conditions: V<sub>CC</sub> = 3.0V to 3.6V; Unless Otherwise Specified. Typicals are at V<sub>CC</sub> = 3.3V, T<sub>A</sub> = +25°C, (Note 5)

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN (Note 19)	TYP	MAX (Note 19)	UNITS
DC CHARACTERISTICS	1			'			'	
Driver Differential V <sub>OUT</sub>	V <sub>OD</sub>	$R_L = 100\Omega (RS-422) ($	Figure 1A, Note 16)	Full	2	2.3	-	V
		R <sub>L</sub> = 54Ω (RS-485) (F	igure 1A)	Full	1.5	2	V <sub>CC</sub>	V
		No Load			-	-	V <sub>CC</sub>	
		$R_L = 60\Omega$ , $-7V \le V_{CM}$	≤ 12V (Figure 1B)	Full	1.5	2.2	-	V
Change in Magnitude of Driver Differential V <sub>OUT</sub> for Complementary Output States	ΔV <sub>OD</sub>	$R_L = 54\Omega$ or $100\Omega$ (Fig	gure 1A)	Full	-	0.01	0.2	V
Driver Common-Mode V <sub>OUT</sub>	Voc	$R_L$ = 54Ω or 100Ω (Fig	gure 1A)	Full	-	2	3	V
Change in Magnitude of Driver Common-Mode V <sub>OUT</sub> for Complementary Output States	ΔV <sub>OC</sub>	R <sub>L</sub> = 54 $\Omega$ or 100 $\Omega$ (Figure 1A)		Full	-	0.01	0.2	V
Logic Input High Voltage	V <sub>IH</sub>	DI, DE, RE		Full	2	-	-	V
Logic Input Low Voltage	V <sub>IL</sub>	DI, DE, RE		Full	-	-	0.8	V
Logic Input Hysteresis	V <sub>HYS</sub>	DE, RE (Note 15)		25	-	100	-	mV
Logic Input Current	I <sub>IN1</sub>	$DI = DE = \overline{RE} = 0V \text{ or}$	V <sub>CC</sub> (Note 18)	Full	-2	-	2	μА
Input Current (A, B, A/Y, B/Z)	I <sub>IN2</sub>	DE = 0V, V <sub>CC</sub> = 0V or	V <sub>IN</sub> = 12V	Full	-	80	125	μА
		3.6V	V <sub>IN</sub> = -7V	Full	-100	-50	-	μА
Output Leakage Current (Y, Z) (Full	I <sub>IN3</sub>	$\overline{RE}$ = 0V, DE = 0V,	V <sub>IN</sub> = 12V	Full	-	10	40	μА
Duplex Versions Only, Note 13)		V <sub>CC</sub> = 0V or 3.6V	V <sub>IN</sub> = -7V	Full	-40	-10	-	μА
Output Leakage Current (Y, Z)	I <sub>IN4</sub>	$\overline{RE} = V_{CC}$ , DE = 0V,	V <sub>IN</sub> = 12V	Full	-	10	40	μА
in Shutdown Mode (Full Duplex, Note 13)		V <sub>CC</sub> = 0V or 3.6V	V <sub>IN</sub> = -7V	Full	-40	-10	-	μА
Driver Short-Circuit Current, $V_O$ = High or Low	I <sub>OSD1</sub>	DE = $V_{CC}$ , -7V $\leq$ V <sub>Y</sub> or V <sub>Z</sub> $\leq$ 12V (Note 7)		Full	-	-	±250	mA
Receiver Differential Threshold Voltage	V <sub>TH</sub>	-7V ≤ V <sub>CM</sub> ≤ 12V		Full	-200	-125	-50	mV
Receiver Input Hysteresis	$\Delta V_{TH}$	V <sub>CM</sub> = 0V		25	-	15	-	mV

## **Electrical Specifications**

Test Conditions:  $V_{CC}$  = 3.0V to 3.6V; Unless Otherwise Specified. Typicals are at  $V_{CC}$  = 3.3V,  $T_A$  = +25°C, (Note 5)

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN (Note 19)	TYP	MAX (Note 19)	UNITS
Receiver Output High Voltage	V <sub>OH</sub>	I <sub>O</sub> = -4mA, V <sub>ID</sub> = -50m	V	Full	V <sub>CC</sub> - 0.6	-	-	V
Receiver Output Low Voltage	V <sub>OL</sub>	I <sub>O</sub> = -4mA, V <sub>ID</sub> = -2001	mV	Full	-	0.17	0.4	V
Three-State (high impedance) Receiver Output Current (Note 13)	I <sub>OZR</sub>	$0.4V \le V_O \le 2.4V$		Full	-1	0.015	1	μА
Receiver Input Resistance	R <sub>IN</sub>	$-7V \le V_{CM} \le 12V$		Full	96	150	-	kΩ
Receiver Short-Circuit Current	I <sub>OSR</sub>	$0V \leq V_O \leq V_{CC}$		Full	±7	30	±60	mA
Thermal Shutdown Threshold	T <sub>SD</sub>			Full	-	150	-	°C
SUPPLY CURRENT					1		1	
No-Load Supply Current (Note 6)	Icc	DI = 0V or V <sub>CC</sub>	$\frac{DE}{RE} = V_{CC},$ RE = 0V or $V_{CC}$	Full	-	510	800	μА
			DE = 0V, RE = 0V	Full	-	480	700	μА
Shutdown Supply Current (Note 13)	I <sub>SHDN</sub>	DE = 0V, $\overline{RE}$ = $V_{CC}$ , D	I = 0V or V <sub>CC</sub>	Full	-	0.01	12	μА
ESD PERFORMANCE		1			1			
RS-485 Pins (A, Y, B, Z, A/Y, B/Z)		IEC61000-4-2, Air-Gap	Discharge Method	25	-	±15	-	kV
		IEC61000-4-2, Contac	t Discharge Method	25	-	±8	-	kV
		Human Body Model, F	rom Bus Pins to GND	25	-	±15	-	kV
All Pins		HBM, per MIL-STD-883 Method 3015		25	-	±7	-	kV
		Machine Model		25	-	200	-	V
DRIVER SWITCHING CHARACTE	RISTICS (IS	L3170E, ISL3171E, ISL	3172E, 250kbps)		1			
Maximum Data Rate	f <sub>MAX</sub>	$V_{OD}$ = ±1.5V, $C_D$ = 820pF (Figure 4, Note 17)		Full	250	800	-	kbps
Driver Differential Output Delay	t <sub>DD</sub>	$R_{DIFF}$ = 54 $\Omega$ , $C_D$ = 50pF (Figure 2)		Full	250	1100	1500	ns
Driver Differential Output Skew	tskew	$R_{DIFF} = 54\Omega$ , $C_D = 50$	pF (Figure 2)	Full	-	6	100	ns
Driver Differential Rise or Fall Time	t <sub>R</sub> , t <sub>F</sub>	$R_{DIFF} = 54\Omega$ , $C_D = 50$	pF (Figure 2)	Full	350	960	1600	ns
Driver Enable to Output High	<sup>t</sup> zH	$R_L = 500\Omega$ , $C_L = 50pF$ , (Notes 8, 13)	SW = GND (Figure 3),	Full	-	26	600	ns
Driver Enable to Output Low	t <sub>ZL</sub>	R <sub>L</sub> = 500Ω, C <sub>L</sub> = 50pF, (Notes 8, 13)	SW = $V_{CC}$ (Figure 3),	Full	-	200	600	ns
Driver Disable from Output High	t <sub>HZ</sub>	$R_L = 500\Omega, C_L = 50pF, (Note 13)$	SW = GND (Figure 3),	Full	-	28	55	ns
Driver Disable from Output Low	t <sub>LZ</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ , (Note 13)	SW = V <sub>CC</sub> (Figure 3),	Full	-	30	55	ns
Time to Shutdown	tshdn	(Notes 10, 13)		Full	50	200	600	ns
Driver Enable from Shutdown to Output High	t <sub>ZH</sub> (SHDN)	$R_L = 500\Omega$ , $C_L = 50$ pF, SW = GND (Figure 3), (Notes 10, 11, 13)		Full	-	180	700	ns
Driver Enable from Shutdown to Output Low	tzl(SHDN)	$R_L = 500\Omega$ , $C_L = 50$ pF, SW = $V_{CC}$ (Figure 3), (Notes 10, 11, 13)		Full	-	100	700	ns
DRIVER SWITCHING CHARACTE	RISTICS (IS	L3173E, ISL3174E, ISL	3175E, 500kbps)		•		•	
Maximum Data Rate	f <sub>MAX</sub>	V <sub>OD</sub> = ±1.5V, C <sub>D</sub> = 820pF (Figure 4, Note 17)		Full	500	1600	-	kbps
Driver Differential Output Delay	t <sub>DD</sub>	$R_{DIFF} = 54\Omega$ , $C_D = 50$	pF (Figure 2)	Full	180	350	800	ns
Driver Differential Output Skew	tskew	$R_{DIFF} = 54\Omega$ , $C_D = 50$	pF (Figure 2)	Full	-	1	30	ns
Driver Differential Rise or Fall Time	t <sub>R</sub> , t <sub>F</sub>	$R_{DIFF} = 54\Omega$ , $C_D = 50$	pF (Figure 2)	Full	200	380	800	ns

intersil FN6307.5 June 8, 2012

## **Electrical Specifications**

Test Conditions:  $V_{CC}$  = 3.0V to 3.6V; Unless Otherwise Specified. Typicals are at  $V_{CC}$  = 3.3V,  $T_A$  = +25°C, (Note 5)

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN (Note 19)	TYP	MAX (Note 19)	UNITS
Driver Enable to Output High	<sup>t</sup> zH	$R_L = 500\Omega, C_L = 50pF,$ (Notes 8, 13)	SW = GND (Figure 3),	Full	-	26	350	ns
Driver Enable to Output Low	t <sub>ZL</sub>	R <sub>L</sub> = 500Ω, C <sub>L</sub> = 50pF, (Notes 8, 13)	SW = V <sub>CC</sub> (Figure 3),	Full	-	100	350	ns
Driver Disable from Output High	t <sub>HZ</sub>	$R_L = 500\Omega, C_L = 50pF, S$ (Note 13)	SW = GND (Figure 3),	Full	-	28	55	ns
Driver Disable from Output Low	t <sub>LZ</sub>	R <sub>L</sub> = 500Ω, C <sub>L</sub> = 50pF, (Note 13)	SW = V <sub>CC</sub> (Figure 3),	Full	-	30	55	ns
Time to Shutdown	t <sub>SHDN</sub>	(Notes 10, 13)		Full	50	200	600	ns
Driver Enable from Shutdown to Output High	t <sub>ZH(SHDN)</sub>	R <sub>L</sub> = 500Ω, C <sub>L</sub> = 50pF, S (Notes 10, 11, 13)	SW = GND (Figure 3),	Full	-	180	700	ns
Driver Enable from Shutdown to Output Low	t <sub>ZL(SHDN)</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ , (Notes 10, 11, 13)	SW = V <sub>CC</sub> (Figure 3),	Full	-	100	700	ns
DRIVER SWITCHING CHARACTE	RISTICS (IS	L3176E, ISL3177E, ISL	3178E, 20Mbps)		1			
Maximum Data Rate	f <sub>MAX</sub>	$V_{OD} = \pm 1.5 \text{V}, C_D = 350$ Note 17)	0pF (Figure 4,	Full	20	28	-	Mbps
Driver Differential Output Delay	t <sub>DD</sub>	$R_{DIFF} = 54\Omega$ , $C_D = 50$	oF (Figure 2)	Full	-	27	40	ns
Driver Differential Output Skew	tskew	$R_{DIFF} = 54\Omega$ , $C_D = 50$	oF (Figure 2)	Full	-	1	3	ns
Driver Output Skew, Part-to-Part	$\Delta t_{DSKEW}$	$R_{DIFF} = 54\Omega$ , $C_D = 50p$	F (Figure 2, Note 14)	Full	-	-	11	ns
Driver Differential Rise or Fall Time	t <sub>R</sub> , t <sub>F</sub>	$R_{DIFF} = 54\Omega$ , $C_D = 50$	Full	-	9	15	ns	
Driver Enable to Output High	t <sub>ZH</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ , (Notes 8, 13)	Full	-	17	50	ns	
Driver Enable to Output Low	t <sub>ZL</sub>	$R_L = 500\Omega$ , $C_L = 50$ pF, SW = $V_{CC}$ (Figure 3), (Notes 8, 13)		Full	-	16	40	ns
Driver Disable from Output High	t <sub>HZ</sub>	$R_L = 500\Omega, C_L = 50pF, S$ (Note 13)	$R_L = 500\Omega$ , $C_L = 50pF$ , $SW = GND$ (Figure 3), (Note 13)		-	25	40	ns
Driver Disable from Output Low	t <sub>LZ</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ , (Note 13)	SW = V <sub>CC</sub> (Figure 3),	Full	-	28	50	ns
Time to Shutdown	tshdn	(Notes 10, 13)		Full	50	200	600	ns
Driver Enable from Shutdown to Output High	t <sub>ZH(SHDN)</sub>	R <sub>L</sub> = 500Ω, C <sub>L</sub> = 50pF, 9 (Notes 10, 11, 13)	SW = GND (Figure 3),	Full	-	180	700	ns
Driver Enable from Shutdown to Output Low	t <sub>ZL(SHDN)</sub>	$R_L = 500\Omega$ , $C_L = 50pF$ , (Notes 10, 11, 13)	SW = V <sub>CC</sub> (Figure 3),	Full	-	90	700	ns
RECEIVER SWITCHING CHARAC	TERISTICS	(All Versions)	-		-1			
Maximum Data Rate	f <sub>MAX</sub>	V <sub>ID</sub> = ±1.5V (Note 17)	ISL3170E-75E	Full	12	20	-	Mbps
			ISL3176E-78E	Full	20	35	-	Mbps
Receiver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	(Figure 5)	ISL3170E-75E	Full	25	70	120	ns
			ISL3176E-78E	Full	25	33	60	ns
Receiver Skew   t <sub>PLH</sub> - t <sub>PHL</sub>	t <sub>SKD</sub>	(Figure 5)		Full	-	1.5	4	ns
Receiver Skew, Part-to-Part	Δt <sub>RSKEW</sub>	(Figure 5, Note 14)		Full	-	-	15	ns
Receiver Enable to Output High	t <sub>ZH</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ ,	ISL3170E-75E	Full	5	15	20	ns
		SW = GND (Figure 6), (Notes 9, 13)	ISL3176E-78E	Full	5	11	17	ns
Receiver Enable to Output Low	t <sub>ZL</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ ,	ISL3170E-75E	Full	5	15	20	ns
		SW = V <sub>CC</sub> (Figure 6), (Notes 9, 13)	ISL3176E-78E	Full	5	11	17	ns

7 intersil FN6307.5 June 8, 2012

### **Electrical Specifications**

Test Conditions:  $V_{CC}$  = 3.0V to 3.6V; Unless Otherwise Specified. Typicals are at  $V_{CC}$  = 3.3V,  $T_A$  = +25°C, (Note 5)

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN (Note 19)	TYP	MAX (Note 19)	UNITS
Receiver Disable from Output High	SW	$R_L = 1k\Omega$ , $C_L = 15pF$ ,	ISL3170E-75E	Full	5	12	20	ns
		SW = GND (Figure 6), (Note 13)	ISL3176E-78E	Full	4	7	15	ns
Receiver Disable from Output Low	t <sub>LZ</sub>	$SW = V_{00}$ (Figure 6)	ISL3170E-75E	Full	5	13	20	ns
			ISL3176E-78E	Full	4	7	15	ns
Time to Shutdown	t <sub>SHDN</sub>	(Notes 10, 13)		Full	50	180	600	ns
Receiver Enable from Shutdown to Output High	<sup>t</sup> ZH(SHDN)	$R_L = 1k\Omega$ , $C_L = 15pF$ , S (Notes 10, 12, 13)	Full	-	240	500	ns	
Receiver Enable from Shutdown to Output Low	tZL(SHDN)	$R_L = 1k\Omega$ , $C_L = 15pF$ , $S_L = 100$ (Notes 10, 12, 13)	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = V_{CC}$ (Figure 6), (Notes 10, 12, 13)		-	240	500	ns

#### NOTES:

- 5. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
- 6. Supply current specification is valid for loaded drivers when DE = 0V.
- 7. Applies to peak current. See "Typical Performance Curves" starting on page 12 for more information.
- 8. When testing devices with the shutdown feature, keep  $\overline{RE}$  = 0 to prevent the device from entering SHDN.
- 9. When testing devices with the shutdown feature, the RE signal high time must be short enough (typically <100ns) to prevent the device from entering SHDN.
- 10. Versions with a shutdown feature are put into shutdown by bringing  $\overline{RE}$  high and DE low. If the inputs are in this state for less than 50ns, the parts are guaranteed not to enter shutdown. If the inputs are in this state for at least 600ns, the parts are guaranteed to have entered shutdown. See "Low Power Shutdown Mode" on page 12.
- 11. Keep RE = VCC, and set the DE signal low time >600ns to ensure that the device enters SHDN.
- 12. Set the RE signal high time >600ns to ensure that the device enters SHDN.
- 13. Does not apply to the ISL3171E, ISL3174E and ISL3177E.
- Δt<sub>SKEW</sub> is the magnitude of the difference in propagation delays of the specified terminals of two units tested with identical test conditions (V<sub>CC</sub>, temperature, etc.). Only applies to the ISL3176E through ISL3178E.
- 15. ISL3170E through ISL3175E only.
- 16.  $V_{CC} \ge 3.15V$
- 17. Limits established by characterization and are not production tested.
- 18. If the Tx or Rx enable function isn't needed, connect the enable pin to the appropriate supply (see "Pin Descriptions" on page 3) through a 1kΩ to 3kΩ resistor.
- Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 20. If the DE or  $\overline{\text{RE}}$  input voltage exceeds the V<sub>CC</sub> voltage by more than 500mV, then current will flow into the logic pin. The current is limited by a 340 $\Omega$  resistor (so  $\approx$ 13mA with V<sub>IN</sub> = 5V and V<sub>CC</sub> = 0V) so no damage will occur if V<sub>CC</sub>  $\leq$  V<sub>IN</sub>  $\leq$  7V for short periods of time.

#### Test Circuits and Waveforms





FIGURE 1. DC DRIVER TEST CIRCUITS

## Test Circuits and Waveforms (Continued)







FIGURE 2A. TEST CIRCUIT

FIGURE 2B. MEASUREMENT POINTS

FIGURE 2. DRIVER PROPAGATION DELAY AND DIFFERENTIAL TRANSITION TIMES




PARAMETER	OUTPUT	RE	DI	SW
t <sub>HZ</sub>	Y/Z	X	1/0	GND
$t_{LZ}$	Y/Z	X	0/1	$V_{CC}$
t <sub>ZH</sub>	Y/Z	0 (Note 8)	1/0	GND
t <sub>ZL</sub>	Y/Z	0 (Note 8)	0/1	$V_{CC}$
t <sub>ZH(SHDN)</sub>	Y/Z	1 (Note 11)	1/0	GND
tzl(SHDN)	Y/Z	1 (Note 11)	0/1	V <sub>CC</sub>

3V DE 1.5V NOTE 10 0٧ tzH, tzH(SHDN) tHZ OUTPUT HIGH NOTE 10 V<sub>OH</sub> - 0.25V <sup>V</sup>OH OUT (Y, Z) οv tzL, tzL(SHDN) tLZ NOTE 10 V<sub>CC</sub> OUT (Y, Z) V<sub>OL</sub> + 0.25V<sub>VOL</sub> **OUTPUT LOW** 

FIGURE 3A. TEST CIRCUIT

FIGURE 3B. MEASUREMENT POINTS

FIGURE 3. DRIVER ENABLE AND DISABLE TIMES (EXCEPT ISL3171E, ISL3174E, ISL3177E)







FIGURE 4A. TEST CIRCUIT

FIGURE 4B. MEASUREMENT POINTS

FIGURE 4. DRIVER DATA RATE

### Test Circuits and Waveforms (Continued)










FIGURE 5B. MEASUREMENT POINTS

FIGURE 5. RECEIVER PROPAGATION DELAY



PARAMETER	DE	Α	SW
t <sub>HZ</sub>	Х	+1.5V	GND
$t_{LZ}$	Х	-1.5V	$V_{CC}$
t <sub>ZH</sub> (Note 9)	0	+1.5V	GND
t <sub>ZL</sub> (Note 9)	0	-1.5V	V <sub>CC</sub>
t <sub>ZH(SHDN)</sub> (Note 12)	0	+1.5V	GND
t <sub>ZL(SHDN)</sub> (Note 12)	0	-1.5V	V <sub>CC</sub>






FIGURE 6B. MEASUREMENT POINTS

FIGURE 6. RECEIVER ENABLE AND DISABLE TIMES (EXCEPT ISL3171E, ISL3174E, ISL3177E)

## Application Information

RS-485 and RS-422 are differential (balanced) data transmission standards for use in long haul or noisy environments. RS-422 is a subset of RS-485, so RS-485 transceivers are also RS-422 compliant. RS-422 is a point-to-multipoint (multidrop) standard, which allows only one driver and up to 10 (assuming one unit load devices) receivers on each bus. RS-485 is a true multipoint standard, which allows up to 32 one-unit load devices (any combination of drivers and receivers) on each bus. To allow for multipoint operation, the RS-485 spec requires that drivers must handle bus contention without sustaining any damage.

Another important advantage of RS-485 is the extended common mode range (CMR), which specifies that the driver outputs and receiver inputs withstand signals that range from +12V to -7V. RS-422 and RS-485 are intended for runs as long as 4000', so the wide CMR is necessary to handle ground potential differences, as well as voltages induced in the cable by external fields.

#### Receiver Features

These devices utilize a differential input receiver for maximum noise immunity and common mode rejection. Input sensitivity is better than ±200mV, as required by the RS-422 and RS-485 specifications.

Receiver input resistance of  $96k\Omega$  surpasses the RS-422 spec of  $4k\Omega$  and is eight times the RS-485 "Unit Load (UL)" requirement of  $12k\Omega$  minimum. Thus, these products are known as "one-eighth UL" transceivers and there can be up to 256 of these devices on a network while still complying with the RS-485 loading specification.

Receiver inputs function with common mode voltages as great as +9V/-7V outside the power supplies (i.e., +12V and -7V), making them ideal for long networks where induced voltages and ground potential differences are realistic concerns.

All the receivers include a "Full Fail-Safe" function that guarantees a high level receiver output if the receiver inputs are unconnected (floating) or shorted. Fail-safe with shorted inputs is achieved by setting the Rx upper switching point to -50mV, thereby ensuring that the Rx sees 0V differential as a high input level.

Receivers easily meet the data rates supported by the corresponding driver, and all receiver outputs (except on the ISL3171E, ISL3174E and ISL3177E) are tri-statable via the active low  $\overline{\text{RE}}$  input.

#### **Driver Features**

The RS-485/422 driver is a differential output device that delivers at least 1.5V across a  $54\Omega$  load (RS-485) and at least 2V across a  $100\Omega$  load (RS-422). The drivers feature low propagation delay skew to maximize bit width and to minimize EMI.

All drivers are tri-statable via the active high DE input, except on the ISL3171E, ISL3174E and ISL3177E.

The 250kbps and 500kbps driver outputs are slew rate limited to minimize EMI and to reduce reflections in unterminated or improperly terminated networks. Outputs of the ISL3176E through ISL3178E drivers are not limited, so faster output transition times allow data rates of at least 20Mbps.

### **Hot Plug Function**

When a piece of equipment powers up, there is a period of time where the processor or ASIC driving the RS-485 control lines (DE,  $\overline{RE}$ ) is unable to ensure that the RS-485 Tx and Rx outputs are kept disabled. If the equipment is connected to the bus, a driver activating prematurely during power up may crash the bus. To avoid this scenario, the ISL317XE versions with output enable pins incorporate a "Hot Plug" function. During power up, circuitry monitoring  $V_{CC}$  ensures that the Tx and Rx outputs remain disabled for a period of time, regardless of the state of DE and  $\overline{RE}$ . This gives the processor/ASIC a chance to stabilize and drive the RS-485 control lines to the proper states.

#### **ESD Protection**

All pins on these devices include class 3 (>7kV) Human Body Model (HBM) ESD protection structures, but the RS-485 pins (driver outputs and receiver inputs) incorporate advanced structures allowing them to survive ESD events in excess of  $\pm 15 kV$  HBM and  $\pm 15 kV$ IEC61000. The RS-485 pins are particularly vulnerable to ESD damage because they typically connect to an exposed port on the exterior of the finished product. Simply touching the port pins, or connecting a cable, can cause an ESD event that might destroy unprotected ICs. These new ESD structures protect the device whether or not it is powered up, and without degrading the RS-485 common mode range of -7V to +12V. This built-in ESD protection eliminates the need for board level protection structures (e.g., transient suppression diodes), and the associated, undesirable capacitive load they present.

#### IEC61000-4-2 Testing

The IEC61000 test method applies to finished equipment, rather than to an individual IC. Therefore, the pins most likely to suffer an ESD event are those that are exposed to the

outside world (the RS-485 pins in this case), and the IC is tested in its typical application configuration (power applied) rather than testing each pin-to-pin combination. The lower current limiting resistor coupled with the larger charge storage capacitor yields a test that is much more severe than the HBM test. The extra ESD protection built into this device's RS-485 pins allows the design of equipment meeting level 4 criteria without the need for additional board level protection on the RS-485 port.

#### AIR-GAP DISCHARGE TEST METHOD

For this test method, a charged probe tip moves toward the IC pin until the voltage arcs to it. The current waveform delivered to the IC pin depends on approach speed, humidity, temperature, etc. so it is difficult to obtain repeatable results. The ISL317XE RS-485 pins withstand ±15kV air-gap discharges.

#### **CONTACT DISCHARGE TEST METHOD**

During the contact discharge test, the probe contacts the tested pin before the probe tip is energized, thereby eliminating the variables associated with the air-gap discharge. The result is a more repeatable and predictable test, but equipment limits prevent testing devices at voltages higher than  $\pm 8 \text{kV}$ . The ISL317XE survive  $\pm 8 \text{kV}$  contact discharges on the RS-485 pins.

#### Data Rate, Cables, and Terminations

RS-485/422 are intended for network lengths up to 4000', but the maximum system data rate decreases as the transmission length increases. Devices operating at 20Mbps are limited to lengths less than 100', while the 250kbps versions can operate at full data rates with lengths of several thousand feet.

Twisted pair is the cable of choice for RS-485/422 networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common mode signals, which are effectively rejected by the differential receivers in these ICs.

Proper termination is imperative, when using the 20Mbps devices to minimize reflections. Short networks using the 250kbps versions need not be terminated, but, terminations are recommended unless power dissipation is an overriding concern.

In point-to-point, or point-to-multipoint (single driver on bus) networks, the main cable should be terminated in its characteristic impedance (typically  $120\Omega$ ) at the end farthest from the driver. In multi-receiver applications, stubs connecting receivers to the main cable should be kept as short as possible. Multipoint (multi-driver) systems require that the main cable be terminated in its characteristic impedance at both ends. Stubs connecting a transceiver to the main cable should be kept as short as possible.

#### **Built-In Driver Overload Protection**

As stated previously, the RS-485 spec requires that drivers survive worst case bus contentions undamaged. These devices meet this requirement via driver output short circuit current limits, and on-chip thermal shutdown circuitry.

The driver output stages incorporate short circuit current limiting circuitry which ensures that the output current never exceeds the RS-485 spec, even at the common mode voltage range extremes. Additionally, these devices utilize a foldback circuit which reduces the short circuit current, and thus the power dissipation, whenever the contending voltage exceeds either supply.

In the event of a major short circuit condition, devices also include a thermal shutdown feature that disables the drivers whenever the die temperature becomes excessive. This eliminates the power dissipation, allowing the die to cool. The drivers automatically re-enable after the die temperature drops about 15°. If the contention persists, the thermal

shutdown/re-enable cycle repeats until the fault is cleared. Receivers stay operational during thermal shutdown.

#### Low Power Shutdown Mode

These CMOS transceivers all use a fraction of the power required by their bipolar counterparts, but some also include a shutdown feature that reduces the already low quiescent  $I_{CC}$  to a 10nA trickle. These devices enter shutdown whenever the receiver and driver are *simultaneously* disabled ( $\overline{RE} = V_{CC}$  and DE = GND) for a period of at least 600ns. Disabling both the driver and the receiver for less than 50ns guarantees that the transceiver will not enter shutdown.

Note that receiver and driver enable times increase when the transceiver enables from shutdown. Refer to Notes 8 through 12, at the end of the "Electrical Specification table" on page 8, for more information.

**Typical Performance Curves** V<sub>CC</sub> = 3.3V, T<sub>A</sub> = +25°C; Unless Otherwise Specified




FIGURE 7. DRIVER OUTPUT CURRENT vs DIFFERENTIAL OUTPUT VOLTAGE




FIGURE 8. DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs TEMPERATURE




FIGURE 9. DRIVER OUTPUT CURRENT vs SHORT CIRCUIT VOLTAGE




FIGURE 10. SUPPLY CURRENT vs TEMPERATURE

intersil\* FN6307.5

## **Typical Performance Curves** V<sub>CC</sub> = 3.3V, T<sub>A</sub> = +25°C; Unless Otherwise Specified (Continued)




FIGURE 11. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL3170E, ISL3171E, ISL3172E)




FIGURE 12. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL3170E, ISL3171E, ISL3172E)




FIGURE 13. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL3173E, ISL3174E, ISL3175E)




FIGURE 14. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL3173E, ISL3174E, ISL3175E)

intersil

## Typical Performance Curves V<sub>CC</sub> = 3.3V, T<sub>A</sub> = +25°C; Unless Otherwise Specified (Continued)




FIGURE 15. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL3176E, ISL3177E, ISL3178E)




FIGURE 16. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL3176E, ISL3177E, ISL3178E)




FIGURE 17. DRIVER AND RECEIVER WAVEFORMS, LOW TO HIGH (ISL3170E, ISL3171E, ISL3172E)




FIGURE 18. DRIVER AND RECEIVER WAVEFORMS, HIGH TO LOW (ISL3170E, ISL3171E, ISL3172E)

intersil

## Typical Performance Curves V<sub>CC</sub> = 3.3V, T<sub>A</sub> = +25°C; Unless Otherwise Specified (Continued)




FIGURE 19. DRIVER AND RECEIVER WAVEFORMS, LOW TO HIGH (ISL3173E, ISL3174E, ISL3175E)




FIGURE 21. DRIVER AND RECEIVER WAVEFORMS, LOW TO HIGH (ISL3176E, ISL3177E, ISL3178E)




FIGURE 23. RECEIVER OUTPUT CURRENT VS RECEIVER OUTPUT VOLTAGE

15




FIGURE 20. DRIVER AND RECEIVER WAVEFORMS, HIGH TO LOW (ISL3173E, ISL3174E, ISL3175E)




FIGURE 22. DRIVER AND RECEIVER WAVEFORMS, HIGH TO LOW (ISL3176E, ISL3177E, ISL3178E)

## Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

GND

TRANSISTOR COUNT:

535

PROCESS:


Si Gate BiCMOS


## **Package Outline Drawing**


## M8.118


**8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE** 


Rev 4, 7/11











TYPICAL RECOMMENDED LAND PATTERN


#### NOTES:


- 1. Dimensions are in millimeters.
- Dimensioning and tolerancing conform to JEDEC MO-187-AA and AMSEY14.5m-1994.
- 3. Plastic or metal protrusions of 0.15mm max per side are not included.
- Plastic interlead protrusions of 0.15mm max per side are not included.
- 5. Dimensions are measured at Datum Plane "H".
- 6. Dimensions in ( ) are for reference only.


## **Package Outline Drawing**


#### M8.15

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev  $\mathbf{4}, \mathbf{1/12}$ 










#### NOTES:

- 1. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- Package length does not include mold flash, protrusions or gate burrs.
   Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- ${\bf 5.} \ \ {\bf Terminal\ numbers\ are\ shown\ for\ reference\ only.}$
- The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 7. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
- 8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.

## Mini Small Outline Plastic Packages (MSOP)



## M10.118 (JEDEC MO-187BA)

10 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.037	0.043	0.94	1.10	-
A1	0.002	0.006	0.05	0.15	-
A2	0.030	0.037	0.75	0.95	-
b	0.007	0.011	0.18	0.27	9
С	0.004	0.008	0.09	0.20	-
D	0.116	0.120	2.95	3.05	3
E1	0.116	0.120	2.95	3.05	4
е	0.020 BSC		0.50 BSC		-
Е	0.187	0.199	4.75	5.05	-
L	0.016	0.028	0.40	0.70	6
L1	0.037 REF		0.95 REF		-
N	10		10		7
R	0.003	-	0.07	-	-
R1	0.003	-	0.07	-	-
θ	5 <sup>0</sup>	15 <sup>0</sup>	5 <sup>0</sup>	15 <sup>0</sup>	-
α	0°	6 <sup>0</sup>	0°	6 <sup>0</sup>	-

Rev. 0 12/02

FN6307.5 June 8, 2012

#### NOTES:

- These package dimensions are within allowable dimensions of JEDEC MO-187BA.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. —H—Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. Formed leads shall be planar with respect to one another within 0.10mm (.004) at seating Plane.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Datums  $\overline{-A}$  and  $\overline{-B}$  to be determined at Datum plane  $\overline{-H}$  .
- 11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only


All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality


Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com


## **Package Outline Drawing**

M14.15
14 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE
Rev 1, 10/09









19

#### NOTES:

- Dimensions are in millimeters.
   Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to AMSEY14.5m-1994.
- 3. Datums A and B to be determined at Datum H.
- 4. Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 indentifier may be either a mold or mark feature.
- 6. Does not include dambar protrusion. Allowable dambar protrusion shall be 0.10mm total in excess of lead width at maximum condition.
- 7. Reference to JEDEC MS-012-AB.

intersil FN6307.5 June 8, 2012