

Dual LDO with Low Noise, High Performance and Low I_Q

ISL78302

ISL78302 is a high performance dual LDO capable of sourcing 300mA current from each output. It has a low standby current and is stable with an output capacitance of $1\mu\text{F}$ to $10\mu\text{F}$ and an ESR of up to $200\text{m}\Omega$.

The device integrates an individual Power-On-Reset (POR) function for each output. The POR delay for VO2 can be externally programmed by connecting a timing capacitor to the CPOR pin. The POR delay for VO1 is internally fixed at approximately 2ms. A reference bypass pin is also provided for connecting a noise filtering capacitor for low noise and high-PSRR applications.

The quiescent current is typically only $47\mu\text{A}$ with both LDOs enabled and active. Separate enable pins control each individual LDO output. When both enable pins are low, the device is in shutdown, typically drawing less than $0.5\mu\text{A}$.

The part operates down to 2.3V and up to 6.5V input. The typical output voltage can be as low as 1.2V and as high as 3.3V for each regulator. Please refer to the "Ordering Information" on page 3 for standard options.

The ISL78302 is both AEC - Q100 rated and fully TS16949 compliant. The ISL78302 is rated for the automotive temperature range (-40°C to $+105^\circ\text{C}$).


Features

- Integrates Two 300mA High Performance LDOs
- Excellent Transient Response to Large Current Steps
- $\pm 1.8\%$ Accuracy Over All Operating Conditions
- Excellent Load Regulation: $< 0.1\%$ Voltage Change Across Full Range of Load Current
- Extremely Low Quiescent Current: $47\mu\text{A}$ (Both LDOs Active)
- Wide Input Voltage Capability: 2.3V to 6.5V
- Low Dropout Voltage: Typically 300mV @ 300mA
- Low Output Noise: Typically $37\mu\text{V}_{\text{RMS}}$ @ $100\mu\text{A}$ (1.5V)
- Stable with $1\mu\text{F}$ to $10\mu\text{F}$ Ceramic Capacitors
- Separate Enable and POR Pins for Each LDO
- Soft-start and Staged Turn-on to Limit Input Current Surge During Enable
- Current Limit and Over-temperature Protection
- Tiny 10 Lead 3mm x 3mm DFN Package
- TS16949 Compliant
- AEC - Q100 Tested
- Pb-free (RoHS Compliant)

Applications


- Radio Receivers
- Camera Modules
- GPS/Navigation
- Infotainment Systems

Typical Application




C1, C4, C5: $1\mu\text{F}$ X5R CERAMIC CAPACITOR
 C2: $0.01\mu\text{F}$ X7R CERAMIC CAPACITOR
 C3: $0.01\mu\text{F}$ X7R CERAMIC CAPACITOR

Block Diagram



Pin Configuration

ISL78302
(10 LD 3X3 DFN)
TOP VIEW



Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	VIN	Analog I/O	Supply Voltage/LDO Input. Connect a 1 μ F capacitor to GND.
2	EN1	Low Voltage Compatible CMOS Input	LDO-1 Enable. ENABLE = HIGH
3	EN2	Low Voltage Compatible CMOS Input	LDO-2 Enable. ENABLE = HIGH
4	CBYP	Analog I/O	Reference Bypass Capacitor Pin. Recommended to connect capacitor of value 0.01 μ F between this pin and GND for optimum noise and PSRR performance.
5	CPOR	Analog I/O	POR2 Delay Setting Capacitor Pin. Connect a capacitor between this pin and GND to delay the POR2 output release after LDO-2 output reaches 94% of its specified voltage level. (200ms delay per 0.01 μ F).
6	GND	Ground	GND is the connection to system ground. Connect to PCB Ground plane.
7	POR1	Open Drain Output (1mA)	Open-drain POR Output for LDO-1 (active-low). Internally connected to V01 through 100k Ω resistor.
8	POR2	Open Drain Output (1mA)	Open-drain POR Output for LDO-2 (active-low). Internally connected to V02 through 100k Ω resistor.
9	V02	Analog I/O	LDO-2 Output. Connect capacitor of value 1 μ F to 10 μ F to GND (1 μ F recommended).
10	V01	Analog I/O	LDO-1 Output. Connect capacitor of value 1 μ F to 10 μ F to GND (1 μ F recommended).

Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	V01 VOLTAGE (V) (Note 1)	V02 VOLTAGE (V) (Note 1)	TEMP RANGE (°C)	PACKAGE (Pb-Free)	PKG DWG. #
ISL78302ARFBZ	DNAB	2.5	1.5	-40 to +105	10 Ld 3x3 DFN	L10.3x3C
ISL78302ARBFZ	DNAC	1.5	2.5	-40 to +105	10 Ld 3x3 DFN	L10.3x3C
ISL78302ARNBZ	DNAD	3.3	1.5	-40 to +105	10 Ld 3x3 DFN	L10.3x3C
ISL78302ARBNZ	DNAE	1.5	3.3	-40 to +105	10 Ld 3x3 DFN	L10.3x3C
ISL78302ARNWZ	DNAF	3.3	1.2	-40 to +105	10 Ld 3x3 DFN	L10.3x3C
ISL78302ARWCZ	DNAG	1.2	1.8	-40 to +105	10 Ld 3x3 DFN	L10.3x3C
ISL78302ARFWZ	DNAH	2.5	1.2	-40 to +105	10 Ld 3x3 DFN	L10.3x3C
ISL78302ARCWZ	DNAJ	1.8	1.2	-40 to +105	10 Ld 3x3 DFN	L10.3x3C

NOTES:

1. Add "-T*" suffix for tape and reel. Please refer to [TB347](#) for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for [ISL78302](#). For more information on MSL please see techbrief [TB363](#).

Absolute Maximum Ratings

Supply Voltage (V_{IN})	+7.1V
V_{O1} , V_{O2} Pins	+3.6V
All Other Pins	-0.3 to ($V_{IN} + 0.3$)V

ESD Ratings

Human Body Model (Tested per JESD22-A114E)	3kV
Machine Model (Tested per JESD-A115-A)	200V
Charge Device Model (Tested per JESD22-C101C)	2kV

Thermal Information

Thermal Resistance (Notes 4, 5)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
10 Ld 3x3 DFN Package	59	18.5
Junction Temperature Range	-40°C to +125°C	
Operating Temperature Range	-40°C to +105°C	
Storage Temperature Range	-65°C to +150°C	
Pb-Free Reflow Profile	see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp	

Recommended Operating Conditions

Ambient Temperature Range (T_A)	-40°C to +105°C
Supply Voltage (V_{IN})	2.3V to 6.5V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with “direct attach” features. See Tech Brief [TB379](#).
- For θ_{JC} , the “case temp” location is the center of the exposed metal pad on the package underside.

Electrical Specifications Unless otherwise noted, all parameters are guaranteed over the operational supply voltage and temperature range of the device as follows: T_A = -40°C to +105°C; V_{IN} = ($V_O + 0.5V$) to 6.5V with a minimum V_{IN} of 2.3V; C_{IN} = 1μF; C_O = 1μF; C_{BYP} = 0.01μF; C_{POR} = 0.01μF. **Boldface limits apply over the operating temperature range, -40°C to +105°C.**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
DC CHARACTERISTICS						
Supply Voltage	V_{IN}		2.3		6.5	V
Ground Current		Quiescent condition: $I_{O1} = 0\mu A$; $I_{O2} = 0\mu A$				
	I_{DD1}	One LDO active		30	36	μA
	I_{DD2}	Both LDO active		47	55	μA
Shutdown Current	I_{DDS}			0.3	2.1	μA
UVLO Threshold	V_{UV+}		1.9	2.1	2.3	V
	V_{UV-}		1.6	1.8	2.0	V
Regulation Voltage Accuracy		$V_{IN} = V_O + 0.5V$ to 5.5V, $I_O = 10\mu A$ to 300mA, $T_J = +25^\circ C$	-0.8		+0.8	%
		$V_{IN} = V_O + 0.5V$ to 5.5V, $I_O = 10\mu A$ to 300mA, $T_J = -40^\circ C$ to +105°C	-1.8		+1.8	%
Maximum Output Current	I_{MAX}	Continuous	300			mA
Internal Current Limit	I_{LIM}		320	475	650	mA
Dropout Voltage (Note 6)	V_{DO}	$I_O = 300mA$		300		mV
		$I_O = 150mA$		150	250	mV
Thermal Shutdown Temperature	T_{SD+}			145		°C
	T_{SD-}			110		°C
AC CHARACTERISTICS						
Ripple Rejection		$I_O = 10mA$, $V_{IN} = 2.8V(min)$, $V_O = 1.5V$, $C_{BYP} = 0.01\mu F$				
		@ 1kHz		64		dB
		@ 10kHz		51		dB
		@ 100kHz		38		dB

ISL78302

Electrical Specifications Unless otherwise noted, all parameters are guaranteed over the operational supply voltage and temperature range of the device as follows: $T_A = -40^{\circ}\text{C}$ to $+105^{\circ}\text{C}$; $V_{IN} = (V_O + 0.5\text{V})$ to 6.5V with a minimum V_{IN} of 2.3V ; $C_{IN} = 1\mu\text{F}$; $C_O = 1\mu\text{F}$; $C_{BYP} = 0.01\mu\text{F}$; $C_{POR} = 0.01\mu\text{F}$. **Boldface limits apply over the operating temperature range, -40°C to $+105^{\circ}\text{C}$.** (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (Note 7)	TYP	MAX (Note 7)	UNITS
Output Noise Voltage		I _O = 100μA, V _O = 1.5V, T _A = +25 °C, C _{BYP} = 0.01μF BW = 10Hz to 100kHz		37		μV _{RMS}
DEVICE START-UP CHARACTERISTICS						
Device Enable Time	t _{EN}	Time from assertion of the ENx pin to when the output voltage reaches 95% of the V _O (nom)		250	500	μs
LDO Soft-Start Ramp Rate	t _{SSR}	Slope of linear portion of LDO output voltage ramp during start-up, V _{OUT} > 1.2V		30	60	μs/V
		Slope of linear portion of LDO output voltage ramp during start-up, V _{OUT} = 1.2V		40	80	μs/V
EN1, EN2 PIN CHARACTERISTICS						
Input Low Voltage	V _{IL}		-0.3		0.5	V
Input High Voltage	V _{IH}		1.35		V _{IN} + 0.3	V
Input Leakage Current	I _{IL} , I _{IH}				0.1	μA
Pin Capacitance	C _{PIN}	Informative		5		pF
POR1, POR2 PIN CHARACTERISTICS						
POR1, POR2 Thresholds	V _{POR+}	As a percentage of nominal output voltage	91	94	97	%
	V _{POR-}		87	90	93	%
POR1 Delay	t _{P1LH}		0.5	2.0	3.2	ms
	t _{P1HL}			25		μs
POR2 Delay	t _{P2LH}	C _{POR} = 0.01μF	100	200	300	ms
	t _{P2HL}			25		μs
POR1, POR2 Pin Output Low Voltage	V _{OL}	@ I _{OL} = 1.0mA			0.2	V
POR1, POR2 Pin Internal Pull-Up Resistance	R _{POR}		78	100	180	kΩ

NOTES:

- $VOx = 0.98 \cdot VOx(\text{NOM})$; Valid for VOx greater than 1.85V .
- Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.




FIGURE 1. TIMING PARAMETER DEFINITION

Typical Performance Curves




FIGURE 2. LINE REGULATION (2.5V OUTPUT)




FIGURE 3. LOAD REGULATION




FIGURE 4. OUTPUT VOLTAGE CHANGE vs TEMPERATURE




FIGURE 5. OUTPUT VOLTAGE vs INPUT VOLTAGE (2.5V AND 1.5V OUTPUT)




FIGURE 6. DROPOUT VOLTAGE vs LOAD CURRENT




FIGURE 7. GROUND CURRENT vs INPUT VOLTAGE

Typical Performance Curves (Continued)




FIGURE 8. GROUND CURRENT vs LOAD




FIGURE 9. GROUND CURRENT vs TEMPERATURE




FIGURE 10. POWER-UP/POWER-DOWN




FIGURE 11. POWER-UP/POWER-DOWN WITH POR SIGNALS




FIGURE 12. TURN-ON/TURN-OFF RESPONSE




FIGURE 13. LOAD TRANSIENT RESPONSE

Typical Performance Curves (Continued)




FIGURE 14. PSRR vs FREQUENCY




FIGURE 15. SPECTRAL NOISE DENSITY vs FREQUENCY (2.5V OUTPUT, 10mA LOAD)




FIGURE 16. SPECTRAL NOISE DENSITY vs FREQUENCY (2.5V OUTPUT, 300mA LOAD)




FIGURE 17. SPECTRAL NOISE DENSITY vs FREQUENCY (1.5V OUTPUT, 10mA LOAD)




FIGURE 18. SPECTRAL NOISE DENSITY vs FREQUENCY (1.5V OUTPUT, 300mA LOAD)

Functional Description

The ISL78302 contains two high performance LDOs. High performance is achieved through a circuit that delivers fast transient response to varying load conditions. In a quiescent condition, the ISL78302 adjusts its biasing to achieve the lowest standby current consumption.

The device also integrates current limit protection, smart thermal shutdown protection, staged turn-on and soft-start. Smart thermal shutdown protects the device against overheating. Staged turn-on and soft-start minimize start-up input current surges without causing excessive device turn-on time.

Power Control

The ISL78302 has two separate enable pins (EN1 and EN2) to individually control power to each of the LDO outputs. When both EN1 and EN2 are low, the device is in shutdown mode. During this condition, all on-chip circuits are off, and the device draws minimum current, typically less than 0.5µA.

When one or both of the enable pins is asserted, the device first polls the output of the UVLO detector to ensure that VIN voltage is at least about 2.1V. Once verified, the device initiates a start-up sequence. During the start-up sequence, trim settings are first read and latched. Then, sequentially, the bandgap, reference voltage and current generation circuitry power-up. Once the references are stable, a fast-start circuit quickly charges the external reference bypass capacitor (connected to the CBYP pin) to the proper operating voltage. After the bypass capacitor has been charged, the LDOs power-up in their specified sequence.

Soft-start circuitry integrated into each LDO limits the initial ramp-up rate to about 30µs/V to minimize current surge.

If EN1 is brought high and EN2 goes high before the VO1 output stabilizes, the ISL78302 delays the VO2 turn-on until the VO1 output reaches its target level.

If EN2 is brought high and EN1 goes high before VO2 starts its output ramp, then VO1 turns on first and, the ISL78302 delays the VO2 turn-on until the VO1 output reaches its target level.

If EN2 is brought high and EN1 goes high after VO2 starts its output ramp, then the ISL78302 immediately starts to ramp up the VO1 output.

If both EN1 and EN2 are brought high at the same time, the VO1 output has priority and is always powered up first.

During operation, whenever the VIN voltage drops below 1.8V, the ISL78302 immediately disables both LDO outputs. When VIN rises back above 2.1V, the device re-initiates its start-up sequence, and LDO operation will resume automatically.

Reference Generation

The reference generation circuitry includes a trimmed bandgap, a trimmed voltage reference divider, a trimmed current reference generator, and an RC noise filter. The filter includes the external capacitor connected to the CBYP pin. A 0.01µF (capacitor connected CBYP) implements a 100Hz lowpass filter and is recommended for most high-performance applications. Capacitor values above 0.01µF are not recommended for the CBYP pin.

The bandgap generates a zero temperature coefficient (TC) voltage for the reference divider. The reference divider provides the regulation reference, POR detection thresholds, and other voltage references required for current generation and over-temperature detection.

The current generator provides the references required for adaptive biasing as well as references for LDO output current limit and thermal shutdown determination.

LDO Regulation and Programmable Output Divider

The LDO regulator is implemented with a high-gain operational amplifier driving a PMOS pass transistor. The design of the ISL78302 provides a regulator that has low quiescent current, fast transient response, and overall stability across all operating and load current conditions. LDO stability is guaranteed for a 1µF to 10µF output capacitor that has a tolerance better than 20% and an ESR less than 200mΩ. The design is performance-optimized for a 1µF capacitor. Unless limited by the application, use of an output capacitor value above 4.7µF is not normally needed, as LDO performance improvement is minimal.

Each LDO uses an independently trimmed 1V reference. An internal resistor divider drops the LDO output voltage down to 1V. This is compared to the 1V reference for regulation. The resistor division ratio is programmed in the factory to the output voltages of 1.2V, 1.5V, 1.8V, 2.5V and 3.3V.

Power-On Reset Generation

Each LDO has a separate Power-on Reset signal generation circuit, which outputs to the respective $\overline{\text{POR}}$ pins. The POR signal is generated as follows.

A POR comparator continuously monitors the output of each LDO. The LDO enters a power-good state when the output voltage is above 94% of the expected output voltage for a period exceeding the LDO PGOOD entry delay time. In the power-good state, the open-drain $\overline{\text{PORx}}$ output is in a high-impedance state. An internal 100kΩ pull-up resistor pulls the pin up to the respective LDO output voltage. An external resistor can be added between the $\overline{\text{PORx}}$ output and the LDO output for a faster rise time; however, the $\overline{\text{PORx}}$ output should not connect through an external resistor to a supply greater than the associated LDO voltage.

The ISL78302 offers 1.2V and 1.5V regulated outputs in several options. On these low output voltage versions, it has been found that the internal pull-ups on POR outputs do not always function correctly above $V_{\text{IN}} = 3.9\text{V}$. For this reason, it is recommended to use an external 100kΩ pull-up resistor for either POR pin if its associated output is either 1.2V or 1.5V. For outputs higher than 1.5V, no external resistor is required over the full input range from 2.3V to 6.5V.

The power-good state is exited when the LDO output falls below 90% of the expected output voltage for a period longer than the PGOOD exit delay time. While power-good is false, the ISL78302 pulls the respective $\overline{\text{POR}}$ pin low.

For LDO-1, the PGOOD entry delay time is fixed at about 2ms, while the PGOOD exit delay is about 25µs. For LDO-2, the PGOOD entry and exit delays are determined by the value of the external

capacitor connected to the CPOR pin. For a 0.01 μ F capacitor, the entry and exit delays are 200ms and 25 μ s, respectively. Larger or smaller capacitor values will yield proportionately longer or shorter delay times. The POR exit delay should never be allowed to be less than 10 μ s to ensure sufficient immunity against transient induced false POR triggering.

Over-Temperature Detection

The bandgap provides a proportional-to-temperature current that indicates the temperature of the silicon. This current is compared with references to determine whether the device is in danger of damage from overheating. When the die temperature reaches about +145°C, one or both of the LDOs momentarily shuts down until the die cools sufficiently. In the overheat condition, only the LDO sourcing more than 50mA is shut off. This shutoff does not affect the operation of the other LDO. If both LDOs source more than 50mA and an overheat condition occurs, both LDO outputs are disabled. Once the die temperature falls back below about +110°C and disabled LDOs are re-enabled, the soft-start automatically takes place.

The ISL78302 provides short-circuit protection by limiting the output current to about 475mA. If short circuited, an output current of 475mA causes die heating. If the short circuit lasts long enough, the overheat detection circuit turns off the output.

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
March 15, 2012	FN7696.2	Removed "Other voltage selections are available upon request." from page 1. Corrected "VO2" to "VO1" (tied to POR1#) in "Block Diagram" on page 2. Corrected "VO4" to "VO2" (tied to POR2#) in "Block Diagram" on page 2. Removed Note 2 "For other output voltages, contact Intersil." from "Ordering Information" on page 3. Corrected part marking for ISL78302ARCWZ from DANJ to DNAJ. Added " $V_{OUT} > 1.2V$ " to conditions of "LDO Soft-Start Ramp Rate" on page 5 where Typ/Max are 30/60 μ s/V. Added line for $V_{OUT} = 1.2V$ with Typ/Max specs of 40/80 μ s/V. Added paragraph to "Power-On Reset Generation" on page 10 ("The ISL78302 offers ... is required over the full input range from 2.3V to 6.5V.").
December 5, 2011	FN7696.1	Removed "Coming Soon" from parts in "Ordering Information" on page 3.
January 28, 2011	FN7696.0	Initial Release.

For additional products, see www.intersil.com/product_tree

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: [ISL78302](http://intersil.com/ISL78302)

To report errors or suggestions for this datasheet, please go to: www.intersil.com/askourstaff






FITs are available from our website at: <http://rel.intersil.com/reports/sear>

Package Outline Drawing

L10.3x3C

10 LEAD DUAL FLAT PACKAGE (DFN)

Rev 2, 09/09



NOTES:

1. Dimensions are in millimeters.
Dimensions in () for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal ± 0.05
4. Dimension b applies to the metallized terminal and is measured between 0.18mm and 0.30mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
7. COMPLAINT TO JEDEC MO-229-WEED-3 except for E-PAD dimensions.