

General Description

The MAX16000-MAX16007 are low-voltage, quad-/hex-/ octal-voltage µP supervisors in a small thin QFN package. These devices provide supervisory functions for complex multivoltage systems. The MAX16000/ MAX16001/MAX16002 monitor four voltages, the MAX16003/MAX16004/MAX16005 monitor six voltages, and the MAX16006/MAX16007 monitor eight voltages.

The MAX16000/MAX16001/MAX16003/MAX16004/ MAX16006 offer independent outputs for each monitored voltage. The MAX16001/MAX16002/MAX16004-MAX16007 offer a reset output that asserts whenever any of the monitored voltages fall below their respective thresholds or the manual reset input is asserted. The reset output remains asserted for the reset timeout after all voltages are above their respective thresholds and the manual reset input is deasserted. The minimum reset timeout is internally set to 140ms or can be adjusted with an external capacitor.

All open-drain outputs have internal 30µA pullups that eliminate the need for external pullup resistors. However, each output can be driven with an external voltage up to 5.5V. Other features offered include a manual reset input, a tolerance pin for selecting 5% or 10% input thresholds, and a margin enable function for deasserting the outputs during margin testing.

The MAX16001/MAX16002/MAX16004-MAX16007 offer a watchdog timer that asserts RESET or an independent watchdog output (MAX16005) when the watchdog timeout period (1.6s typ) is exceeded. The watchdog timer can be disabled by floating the input.

These devices are offered in 12-, 16-, 20-, and 24-lead thin QFN packages (4mm x 4mm) and are fully specified from -40°C to +125°C.

Applications

Storage Equipment

Servers

Networking/Telecommunication Equipment

Multivoltage ASICs

Selector Guide appears at end of data sheet.

Features

- ♦ Fixed Thresholds for 5V, 3.3V, 3V, 2.5V, 1.8V, 1.5V, 1.2V, and 0.9V Systems
- ♦ Adjustable Thresholds Monitor Voltages Down to
- ♦ Open-Drain Outputs with Internal Pullups Reduce the Number of External Components
- ♦ Fixed 140ms (min) or Capacitor-Adjustable Reset Timeout
- ♦ Manual Reset, Margin Enable, and Tolerance Select Inputs
- ♦ Watchdog Timer
 - 1.6s (typ) Timeout Period

54s Startup Delay After Reset (Except MAX16005)

- ♦ Independent Watchdog Output (MAX16005)
- **♦ RESET Output Indicates All Voltages Present**
- **♦ Independent Voltage Monitors**
- ♦ Guaranteed Correct Logic State Down to Vcc = 1V
- ♦ Small (4mm x 4mm) Thin QFN Package

Ordering Information

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX16000_TC+	-40°C to +125°C	12 TQFN-EP*	T1244-4

Note: The "_" is a placeholder for the input voltage threshold. See Table 1.


+Denotes lead-free package.

For tape-and-reel, add a "T" after the "+." Tape-and-reel are offered in 2.5k increments.

*EP = Exposed paddle.

Ordering Information continued at end of data sheet.

Typical Operating Circuit



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

VCC, OUT_, IN_, RESET, WDO to GND0.:	
TOL, MARGIN, MR, SRT, WDI, to GND0.3V to V	$V_{CC} + 0.3$
Input/Output Current (RESET, MARGIN,	
SRT, MR, TOL, OUT_, WDO, WDI)	±20mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
12-Pin TQFN (derate 16.9mW/°C above +70°C)	1349mW
16-Pin TQFN (derate 16.9mW/°C above +70°C)	
20-Pin TQFN (derate 16.9mW/°C above +70°C)	
24-Pin TQFN (derate 16.9mW/°C above +70°C)	1666mW

Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering,	10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 2.0 \text{V to } 5.5 \text{V}, T_A = -40 ^{\circ} \text{C to } +125 ^{\circ} \text{C}, \text{ unless otherwise specified. Typical values are at } V_{CC} = 3.3 \text{V}, T_A = +25 ^{\circ} \text{C}.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS			
Operating Voltage Range	Vcc	(Note 2)	1.0		5.5	V			
Supply Current	Icc	V _{CC} = 3.3V, OUT_, RESET not asserted (Note 3)		45	65	μA			
		V _{CC} = 5V, OUT_, RESET not asserted		50	70				
UVLO (Undervoltage Lockout)	V _{UVLO}	V _{CC} rising	1.62	1.8	1.98	V			
IN_ (See Table 1)									
		5V threshold, TOL = GND	4.50	4.625	4.75				
		5V threshold, TOL = V _{CC}	4.25	4.375	4.50				
		3.3V threshold, TOL = GND	2.970	3.053	3.135				
		3.3V threshold, TOL = VCC	2.805	2.888	2.970				
		3.0V threshold, TOL = GND	2.70	2.775	2.85				
		3.0V threshold, TOL = VCC	2.55	2.625	2.70				
		2.5V threshold, TOL = GND	2.250	2.313	2.375				
Throshold Voltages (IN Folling)	\/	2.5V threshold, TOL = VCC	2.125	2.188	2.250	V			
Threshold Voltages (IN_ Falling)	V _{TH}	1.8V threshold, TOL = GND	1.62	1.665	1.71	V			
		1.8V threshold, TOL = V _{CC}	OL = V _{CC} 1.53 1.5		1.62	-			
		1.5V threshold, TOL = GND	1.350	1.388	1.425				
		1.5V threshold, TOL = V _{CC}	1.275	1.313	1.350	j			
		1.2V threshold, TOL = GND	1.08	1.11	1.14				
		1.2V threshold, TOL = V _{CC}	1.02	1.05	1.08				
		0.9V threshold, TOL = GND							
		0.9V threshold, TOL = V _{CC}	0.765	0.788	0.810	<u> </u>			

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = 2.0V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise specified.}$ Typical values are at $V_{CC} = 3.3V, T_A = +25^{\circ}\text{C}.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
Adjustable Threshold		TOL = GND	0.388	0.394	0.400			
(IN_ Falling)	VTH	TOL = V _{CC}	0.366	0.372	0.378	V		
IN_ Hysteresis	V _{TH} _HYS	IN_ rising		0.5		% V _{TH}		
IN January Organization		Fixed thresholds		3	16	μΑ		
IN_ Input Current		Adjustable thresholds	-100		+100	nA		
RESET								
		SRT = V _{CC}	140	200	280			
Decet Times of		C _{SRT} = 1500pF (Note 4)	2.43	3.09	3.92	ms		
Reset Timeout	t _{RP}	C _{SRT} = 100pF		0.206		1		
		C _{SRT} = open		50		μs		
SRT Ramp Current	ISRT	V _{SRT} = 0V	460	600	740	nA		
SRT Threshold			1.173	1.235	1.293	V		
SRT Hysteresis				100		mV		
IN_ to Reset Delay	t _{RD}	IN_ falling		20		μs		
		V _{CC} = 3.3V, I _{SINK} = 10mA, RESET asserted			0.30			
RESET Output-Voltage Low	VoL	V _{CC} = 2.5V, I _{SINK} = 6mA, RESET asserted			0.30	V		
		V _{CC} = 1.2V, I _{SINK} = 50μA, RESET asserted			0.30			
RESET Output-Voltage High	V _{OH}	V _{CC} ≥ 2.0V, I _{SOURCE} = 6μA, RESET deasserted	0.8 x V _C C			V		
MR Input-Voltage Low	VIL				0.3 x V _C C	V		
MR Input-Voltage High	VIH		0.7 x V _C C			V		
MR Minimum Pulse Width			1			μs		
MR Glitch Rejection				100		ns		
MR to Reset Delay				200		ns		
MR Pullup Resistance		Pulled up to V _{CC}	12	20	28	kΩ		
OUTPUTS (OUT_)								
OLIT Output Valtagra Law	\/	V _{CC} = 3.3V, I _{SINK} = 2mA			0.30	.,,		
OUT_ Output-Voltage Low	VoL	$V_{CC} = 2.5V$, $I_{SINK} = 1.2mA$			0.30	80 V		
OUT_ Output-Voltage High	VoH	V _{CC} ≥ 2.0V, I _{SOURCE} = 6µA	0.8 x V _C C			V		
IN_ to OUT_ Propagation Delay	t _D	(V _{TH} + 100mV) to (V _{TH} - 100mV)		20		μs		

ELECTRICAL CHARACTERISTICS (continued)


 $(V_{CC} = 2.0V \text{ to } 5.5V, T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}, \text{ unless otherwise specified. Typical values are at } V_{CC} = 3.3V, T_A = +25^{\circ}\text{C}). (Note 1)$


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
REFERENCE OUTPUT (MAX160	05 Only)	•	"			
Reference Short-Circuit Current		Shorted to GND		0.8		mA
Reference Output Accuracy	V _{REF}	No load	1.200	1.235	1.270	V
Line Regulation				0.005		% / V
Reference Load Regulation		Sourcing, 0 ≤ I _{REF} ≤ 40µA		10		Ω
WATCHDOG TIMER (MAX16001	/MAX16002/N	IAX16004-MAX16007)				
WDI Input-Voltage Low	VIL				0.3 x V _C C	٧
WDI Input-Voltage High	VIH		0.7 x V _C C			٧
WDI Pulse Width		(Note 5)	50			ns
Watchdog Timeout Period	twDI		1.12	1.6	2.40	S
Watchdog Startup Period		MAX16001/2/4/6/7	35	54	72	S
Watchdog Input Current		V _{WDI} = 0 to V _{CC} (Note 5)	-1		+1	μΑ
WDO Output-Voltage Low	V _{OL}	$V_{CC} = 3.3V$, $I_{SINK} = 2mA$			0.30	V
(MAX16005 Only)	VOL	$V_{CC} = 2.5V$, $I_{SINK} = 1.2mA$			0.30	V
WDO Output-Voltage High (MAX16005 Only)	VoH	V _{CC} ≥ 2.0V, I _{SOURCE} = 6µA, WDO deasserted	0.8 x V _C C			V
DIGITAL LOGIC			•			
TOL Input-Voltage Low	V _{IL}				0.3 x V _C C	V
TOL Input-Voltage High	VIH		0.7 x V _{CC}			٧
TOL Input Current		TOL = V _{CC}			100	nA
MARGIN Input-Voltage Low	VIL				0.3 x V _C C	٧
MARGIN Input-Voltage High	VIH		0.7 x V _C C			V
MARGIN Pullup Resistance		Pulled up to V _{CC}	12	20	28	kΩ
MARGIN Delay Time	t _{MD}	Rising or falling (Note 6)		50		μs


- **Note 1:** Devices are tested at $T_A = +25$ °C and guaranteed by design for $T_A = T_{MIN}$ to T_{MAX} .
- **Note 2:** The outputs are guaranteed to be in the correct logic state down to $V_{CC} = 1V$.
- Note 3: Measured with WDI, \overline{MARGIN} , and \overline{MR} unconnected.
- **Note 4:** The minimum and maximum specifications for this parameter are guaranteed by using the worst case of the SRT ramp current and SRT threshold specifications.
- Note 5: Guaranteed by design and not production tested.
- Note 6: Amount of time required for logic to lock/unlock outputs from margin testing.


Typical Operating Characteristics


($V_{CC} = 3.3V$, $T_A = +25$ °C, unless otherwise noted.)


























Typical Operating Characteristics (continued)


 $(V_{CC} = 3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$














REFERENCE VOLTAGE vs. SOURCE CURRENT



REFERENCE VOLTAGE vs. SUPPLY VOLTAGE



REFERENCE VOLTAGE vs. TEMPERATURE



Pin Description (MAX16000/MAX16001/MAX16002)

	PIN			
MAX16000			NAME	FUNCTION
1	1	1	IN3	Monitored Input Voltage 3. See Table 1 for the input voltage threshold.
2	2	2	IN4	Monitored Input Voltage 4. See Table 1 for the input voltage threshold.
3	4	4	GND	Ground
4	5	5	Vcc	Unmonitored Power-Supply Input
5	6		OUT3	Output 3. When the voltage at IN3 falls below its threshold, OUT3 goes low and stays low until the voltage at IN3 exceeds its threshold. The open-drain output has a 30µA internal pullup to VCC.
6	7		OUT4	Output 4. When the voltage at IN4 falls below its threshold, OUT4 goes low and stays low until the voltage at IN4 exceeds its threshold. The open-drain output has a 30µA internal pullup to V _{CC} .
7	10	8	MARGIN	Active-Low Manual Deassert Input. Pull MARGIN low to deassert all outputs (go into high state), regardless of the voltage at any monitored input.
8	11	_	OUT2	Output 2. When the voltage at IN2 falls below its threshold, OUT2 goes low and stays low until the voltage at IN2 exceeds its threshold. The open-drain output has a 30µA internal pullup to V _{CC} .
9	12	_	OUT1	Output 1. When the voltage at IN1 falls below its threshold, OUT1 goes low and stays low until the voltage at IN1 exceeds its threshold. The open-drain output has a 30µA internal pullup to VCC.
10	14	10	IN1	Monitored Input Voltage 1. See Table 1 for the input voltage threshold.
11	15	11	IN2	Monitored Input Voltage 2. See Table 1 for the input voltage threshold.
12	16	12	TOL	Threshold Tolerance Input. Connect TOL to GND to select 5% threshold tolerance. Connect TOL to V _{CC} to select 10% threshold tolerance.
_	3	3	WDI	Watchdog Timer Input. If WDI remains low or high for longer than the watchdog timeout period, RESET is asserted. The timer clears whenever a reset is asserted or a rising or falling edge on WDI is detected. The watchdog timer enters a startup period that allows 54s for the first transition to occur before a reset. Leave WDI unconnected to disable the watchdog timer. The WDI floating-state detector uses a small 100nA current. Therefore, do not connect WDI to anything that will source or sink more than 50nA. Note that the leakage current specification for most tri-state drivers exceeds 50nA.
_	8	6	MR	Active-Low Manual Reset Input. Pull $\overline{\text{MR}}$ low to assert $\overline{\text{RESET}}$ low. $\overline{\text{RESET}}$ remains low for the reset timeout period after $\overline{\text{MR}}$ is deasserted. $\overline{\text{MR}}$ is pulled up to V_{CC} through a $20k\Omega$ resistor.
_	9	7	SRT	Set Reset Timeout Input. Connect a capacitor from SRT to GND to set the reset timeout period. The reset timeout period can be calculated as follows: Reset Timeout (s) = $2.06 \times 10^6 (\Omega) \times \text{C}_{\text{SRT}}$ (F). For the internal timeout period of 140ms (min), connect SRT to VCC.
_	13	9	RESET	Active-Low Reset Output. $\overline{\text{RESET}}$ asserts low when any of the monitored voltages falls below its respective threshold or $\overline{\text{MR}}$ is asserted. $\overline{\text{RESET}}$ remains asserted for the reset timeout period after all monitored voltages exceed their respective thresholds and $\overline{\text{MR}}$ is deasserted. This open-drain output has a 30µA internal pullup.
EP	EP	EP	EP	Exposed Pad. EP is internally connected to GND. Connect EP to the ground plane to provide a low thermal resistance path from the IC junction to the PC board. Do not use as the electrical connection to GND.

Pin Description (MAX16003/MAX16004/MAX16005)

	PIN			
MAX16003	MAX16004	MAX16005	NAME	FUNCTION
1	1	1	IN4	Monitored Input Voltage 4. See Table 1 for the input voltage threshold.
2	2	2	IN5	Monitored Input Voltage 5. See Table 1 for the input voltage threshold.
3	3	3	IN6	Monitored Input Voltage 6. See Table 1 for the input voltage threshold.
4	5	5	GND	Ground
5	6	6	Vcc	Unmonitored Power-Supply Input
6	7	_	OUT4	Output 4. When the voltage at IN4 falls below its threshold, OUT4 goes low and stays low until the voltage at IN4 exceeds its threshold. The open-drain output has a $30\mu A$ internal pullup to V_{CC} .
7	8	_	OUT5	Output 5. When the voltage at IN5 falls below its threshold, OUT5 goes low and stays low until the voltage at IN5 exceeds its threshold. The open-drain output has a $30\mu A$ internal pullup to V_{CC} .
8	9	ı	OUT6	Output 6. When the voltage at IN6 falls below its threshold, OUT6 goes low and stays low until the voltage at IN6 exceeds its threshold. The open-drain output has a $30\mu A$ internal pullup to V_{CC} .
9	12	11	MARGIN	Manual Deassert Input. Pull MARGIN low to deassert all outputs (go into high state), regardless of the voltage at any monitored input.
10	13		OUT3	Output 3. When the voltage at IN3 falls below its threshold, OUT3 goes low and stays low until the voltage at IN3 exceeds its threshold. The open-drain output has a 30 μ A internal pullup to V _{CC} .
11	14		OUT2	Output 2. When the voltage at IN2 falls below its threshold, OUT2 goes low and stays low until the voltage at IN2 exceeds its threshold. The open-drain output has a 30 μ A internal pullup to V _{CC} .
12	15	_	OUT1	Output 1. When the voltage at IN1 falls below its threshold, OUT1 goes low and stays low until the voltage at IN1 exceeds its threshold. The open-drain output has a $30\mu A$ internal pullup to V_{CC} .
13	17	13	IN1	Monitored Input Voltage 1. See Table 1 for the input voltage threshold.
14	18	14	IN2	Monitored Input Voltage 2. See Table 1 for the input voltage threshold.
15	19	15	IN3	Monitored Input Voltage 3. See Table 1 for the input voltage threshold.

Pin Description (MAX16003/MAX16004/MAX16005) (continued)

PIN				
MAX16003	MAX16004	MAX16005	NAME	FUNCTION
16	20	16	TOL	Threshold Tolerance Input. Connect TOL to GND to select 5% threshold tolerance. Connect TOL to VCC to select 10% threshold tolerance.
_	4	4	WDI	Watchdog Timer Input. MAX16004: If WDI remains low or high for longer than the watchdog timeout period, RESET is asserted and the timer is cleared. The timer also clears whenever a reset is asserted or a rising or falling edge on WDI is detected. The watchdog timer enters a startup period that allows 54s for the first transition to occur before a reset. Leave WDI unconnected to disable the watchdog timer. MAX16005: If WDI remains low or high for longer than the watchdog timeout period, WDO is asserted. The timer clears whenever a rising or falling edge on WDI is detected. Leave WDI unconnected to disable the watchdog timer. The MAX16005 does not have a startup period. MAX16004/MAX16005: The WDI floating-state detector uses a small 100nA current. Therefore, do not connect WDI to anything that will source or sink more than 50nA. Note that the leakage current specification for most tri-state drivers exceeds 50nA.
_	10	9	MR	Active-Low Manual Reset Input. Pull $\overline{\text{MR}}$ low to assert $\overline{\text{RESET}}$ low. $\overline{\text{RESET}}$ remains low for the reset timeout period after $\overline{\text{MR}}$ is deasserted. $\overline{\text{MR}}$ is pulled up to V_{CC} through a 20k Ω resistor.
_	11	10	SRT	Set Reset Timeout Input. Connect a capacitor from SRT to GND to set the reset timeout period. The reset timeout period can be calculated as follows: Reset Timeout (s) = $2.06 \times 10^6 (\Omega) \times C_{SRT}$ (F). For the internal timeout period of 140ms (min), connect SRT to V _{CC} .
_	16	12	RESET	Active-Low Reset Output. RESET asserts low when any of the monitored voltages falls below its respective threshold or $\overline{\text{MR}}$ is asserted. RESET remains asserted for the reset timeout period after all monitored voltages exceed their respective thresholds and $\overline{\text{MR}}$ is deasserted. This open-drain output has a 30µA internal pullup.
	_	7	REF	Reference Output. The reference output voltage of 1.23V can source up to 40µA.
_		8	WDO	Active-Low Watchdog Output. WDO asserts low whenever the watchdog timer times out or any of the IN_ inputs fall below their respective thresholds. WDO deasserts after a valid WDI transition without a reset timeout period. WDO deasserts without a timeout delay when all the IN_ inputs rise above their thresholds. Pull MR low to deassert WDO. WDO remains deasserted while MR is low. The watchdog timer begins counting after the reset timeout period once MR goes high. Pull MARGIN low to deassert WDO.
EP	EP	EP	EP	Exposed Pad. EP is internally connected to GND. Connect EP to the ground plane to provide a low thermal resistance path from the IC junction to the PC board. Do not use as the electrical connection to GND.

Pin Description (MAX16006/MAX16007)

PIN								
MAX16006	MAX16006 MAX16007		FUNCTION					
1	1	IN5	Monitored Input Voltage 5. See Table 1 for the input voltage threshold.					
2	2	IN6	Monitored Input Voltage 6. See Table 1 for the input voltage threshold.					
3	3	IN7	Monitored Input Voltage 7. See Table 1 for the input voltage threshold.					
4	4	IN8	Monitored Input Voltage 8. See Table 1 for the input voltage threshold.					
5	5	WDI	Watchdog Timer Input. If WDI remains low or high for longer than the watchdog timeout period, RESET is asserted and the timer is cleared. The timer also clears whenever a reset is asserted or a rising or falling edge on WDI is detected. The watchdog timer enters a startup period that allows 54s for the first transition to occur before a reset. Leave WDI unconnected to disable the watchdog timer. The WDI floating-state detector uses a small 100nA current. Therefore, do not connect WDI to anything that will source or sink more than 50nA. Note that the leakage current specification for most tri-state drivers exceeds 50nA.					
6	6	GND	Ground					
7	7	Vcc	Unmonitored Power-Supply Input					
8	_	OUT5	Output 5. When the voltage at IN5 falls below its threshold, OUT5 goes low and stays low until the voltage at IN5 exceeds its threshold. The open-drain output has a $30\mu A$ internal pullup to V_{CC} .					
9	_	OUT6	Output 6. When the voltage at IN6 falls below its threshold, OUT6 goes low and stays low until the voltage at IN6 exceeds its threshold. The open-drain output has a $30\mu A$ internal pullup to V_{CC} .					
10	_	OUT7	Output 7. When the voltage at IN7 falls below its threshold, OUT7 goes low and stays low until the voltage at IN7 exceeds its threshold. The open-drain output has a 30µA internal pullup to V _{CC} .					
11	_	OUT8	Output 8. When the voltage at IN8 falls below its threshold, OUT8 goes low and stays low until the voltage at IN8 exceeds its threshold. The open-drain output has a $30\mu A$ internal pullup to V_{CC} .					
12	10	MR	Active-Low Manual Reset Input. Pull $\overline{\text{MR}}$ low to assert $\overline{\text{RESET}}$ low. $\overline{\text{RESET}}$ remains low for the reset timeout period after $\overline{\text{MR}}$ is deasserted. $\overline{\text{MR}}$ is pulled up to V_{CC} through a $20\text{k}\Omega$ resistor.					
13	11	SRT	Set Reset Timeout Input. Connect a capacitor from SRT to GND to set the reset timeout period. The reset timeout period can be calculated as follows: Reset Timeout (s) = $2.06 \times 10^6 (\Omega) \times C_{SRT}$ (F). For the internal timeout period of 140ms (min), connect SRT to V_{CC} .					

Pin Description (MAX16006/MAX16007) (continued)

Р	IN							
MAX16006	MAX16007	NAME	FUNCTION					
14	12	MARGIN	Margin Disable Input. Pull MARGIN low to deassert all outputs (go into high state), regardless of the voltage at any monitored input.					
15		OUT4	Output 4. When the voltage at IN4 falls below its threshold, OUT4 goes low and stays low until the voltage at IN4 exceeds its threshold. The open-drain output has a 30µA internal pullup to V _{CC} .					
16		OUT3	Output 3. When the voltage at IN3 falls below its threshold, OUT3 goes low and stays low until the voltage at IN3 exceeds its threshold. The open-drain output has a 30μ A internal pullup to V_{CC} .					
17		OUT2	Output 2. When the voltage at IN2 falls below its threshold, OUT2 goes low and stays low until the voltage at IN2 exceeds its threshold. The open-drain output has a 30µA internal pullup to V _{CC} .					
18		OUT1	Output 1. When the voltage at IN1 falls below its threshold, OUT1 goes low and stays low until the voltage at IN1 exceeds its threshold. The open-drain output has a 30μ A internal pullup to V_{CC} .					
19	15	RESET	Active-Low Reset Output. RESET asserts low when any of the monitored voltages falls below its respective threshold or MR is asserted. RESET remains asserted for the reset timeout period after all monitored voltages exceed their respective thresholds and MR is deasserted. This open-drain output has a 30µA internal pullup.					
20	16	IN1	Monitored Input Voltage 1. See Table 1 for the input voltage threshold.					
21	17	IN2	Monitored Input Voltage 2. See Table 1 for the input voltage threshold.					
22	18	IN3	Monitored Input Voltage 3. See Table 1 for the input voltage threshold.					
23	19	IN4	Monitored Input Voltage 4. See Table 1 for the input voltage threshold.					
24	20	TOL	Threshold Tolerance Input. Connect TOL to GND to select 5% threshold tolerance. Connect TOL to VCC to select 10% threshold tolerance.					
_	8, 9, 13, 14	N.C.	Not Internally Connected					
EP	EP	EP	Exposed Pad. EP is internally connected to GND. Connect EP to the ground plane to provide a low thermal resistance path from the IC junction to the PC board. Do not use as the electrical connection to GND.					

Table 1. Input-Voltage-Threshold Selector

PART	IN1	IN2	IN3	IN4	IN5	IN6	IN7	IN8
MAX16000A	3.3	2.5	ADJ	1.8	_	_	_	_
MAX16000B	3.3	ADJ	ADJ	1.8		_	_	_
MAX16000C	ADJ	2.5	ADJ	1.8	_	_	_	_
MAX16000D	3.3	2.5	ADJ	ADJ	_		_	_
MAX16000E	ADJ	ADJ	ADJ	ADJ	_	_	_	_
MAX16001A	3.3	2.5	ADJ	1.8	_	_	_	_
MAX16001B	3.3	ADJ	ADJ	1.8	_	_	_	_
MAX16001C	ADJ	2.5	ADJ	1.8	_	_	_	_
MAX16001D	3.3	2.5	ADJ	ADJ	_	_	_	_
MAX16001E	ADJ	ADJ	ADJ	ADJ	_	_	_	_
MAX16002A	3.3	2.5	ADJ	1.8	_	_	_	_
MAX16002B	3.3	ADJ	ADJ	1.8	_	_	_	_
MAX16002C	ADJ	2.5	ADJ	1.8	_	_	_	_
MAX16002D	3.3	2.5	ADJ	ADJ	_	_	_	_
MAX16002E	ADJ	ADJ	ADJ	ADJ		_	_	_
MAX16003A	3.3	2.5	ADJ	1.8	ADJ	ADJ	_	_
MAX16003B	3.3	ADJ	ADJ	1.8	ADJ	ADJ	_	_
MAX16003C	3.3	2.5	ADJ	ADJ	ADJ	ADJ	_	_
MAX16003D	ADJ	2.5	ADJ	1.8	ADJ	ADJ	_	_
MAX16003E	ADJ	ADJ	ADJ	ADJ	ADJ	ADJ	_	_
MAX16004A	3.3	2.5	ADJ	1.8	ADJ	ADJ	_	_
MAX16004B	3.3	ADJ	ADJ	1.8	ADJ	ADJ	_	_
MAX16004C	3.3	2.5	ADJ	ADJ	ADJ	ADJ	_	_
MAX16004D	ADJ	2.5	ADJ	1.8	ADJ	ADJ	_	_
MAX16004E	ADJ	ADJ	ADJ	ADJ	ADJ	ADJ	_	_
MAX16005A	3.3	2.5	ADJ	1.8	ADJ	ADJ	_	_
MAX16005B	3.3	ADJ	ADJ	1.8	ADJ	ADJ	_	_
MAX16005C	3.3	2.5	ADJ	ADJ	ADJ	ADJ	_	_
MAX16005D	ADJ	2.5	ADJ	1.8	ADJ	ADJ	_	_
MAX16005E	ADJ	ADJ	ADJ	ADJ	ADJ	ADJ	_	_
MAX16006A	3.3	2.5	ADJ	1.8	ADJ	ADJ	ADJ	ADJ
MAX16006B	3.3	ADJ	ADJ	1.8	ADJ	ADJ	ADJ	ADJ
MAX16006C	3.3	2.5	ADJ	ADJ	ADJ	ADJ	ADJ	ADJ
MAX16006D	ADJ	2.5	ADJ	1.8	ADJ	ADJ	ADJ	ADJ
MAX16006E	ADJ							
MAX16006F	5.0	3.3	3.0	2.5	1.8	1.5	1.2	0.9
MAX16007A	3.3	2.5	ADJ	1.8	ADJ	ADJ	ADJ	ADJ
MAX16007B	3.3	ADJ	ADJ	1.8	ADJ	ADJ	ADJ	ADJ
MAX16007C	3.3	2.5	ADJ	ADJ	ADJ	ADJ	ADJ	ADJ
MAX16007D	ADJ	2.5	ADJ	1.8	ADJ	ADJ	ADJ	ADJ
MAX16007E	ADJ							

Note: Other fixed thresholds may be available. Contact factory for availability.

Functional Diagrams




Figure 1. MAX16000D Functional Diagram

Functional Diagrams (continued)




Figure 2. MAX16001D/MAX16002D Functional Diagram

Functional Diagrams (continued)




Figure 3. MAX16003C/MAX16004C Functional Diagram

Functional Diagrams (continued)




Figure 4. MAX16005C Functional Diagram

Functional Diagrams (continued)




Figure 5. MAX16006C/MAX16007C Functional Diagram

Detailed Description

The MAX16000–MAX16007 are low-voltage, quad-/hex-/octal-voltage μP supervisors in a small thin QFN package. These devices provide supervisory functions for complex multivoltage systems. The MAX16000/MAX16001/MAX16002 monitor four voltages, the MAX16003/MAX16004/MAX16005 monitor six voltages, and the MAX16006/MAX16007 monitor eight voltages.

The MAX16000/MAX16001/MAX16003/MAX16004/MAX16006 offer independent outputs for each monitored voltage. The MAX16001/MAX16002/MAX16004–MAX16007 offer a reset output that asserts whenever any of the monitored voltages fall below their respective thresholds or the manual reset input is asserted. The reset output remains asserted for the reset timeout after all voltages are above their respective thresholds and the manual reset input is deasserted. The minimum reset timeout is internally set to 140ms or can be adjusted with an external capacitor.

All open-drain outputs have internal 30µA pullups that eliminate the need for external pullup resistors. However, each output can be driven with an external voltage up to 5.5V. Other features offered include a manual reset input, a tolerance pin for selecting 5% or 10% input thresholds, and a margin enable function for deasserting the outputs during margin testing.

The MAX16001/MAX16002/MAX16004–MAX16007 offer a watchdog timer that asserts RESET or an independent watchdog output (MAX16005) when the watchdog timeout period (1.6s typ) is exceeded. The watchdog timer can be disabled by floating the input.

Applications Information

Undervoltage-Detection Circuit

The open-drain outputs of the MAX16000–MAX16007 can be configured to detect an undervoltage condition. Figure 6 shows a configuration where an LED turns on when the comparator output is low, indicating an undervoltage condition. These devices can also be used in applications such as system supervisory monitoring, multivoltage level detection, and VCC bar-graph monitoring (Figure 7).

Tolerance (TOL)

The MAX16000–MAX16007 feature a pin-selectable threshold tolerance. Connect TOL to GND to select 5% threshold tolerance. Connect TOL to V_{CC} to select 10% threshold tolerance.

Window Detection

A window detector circuit uses two auxiliary inputs in the configuration shown in Figure 8. External resistors set the two threshold voltages of the window detector circuit. External logic gates create the OUT signal. The window detection width is the difference between the threshold voltages (Figure 9).




Figure 6. Quad Undervoltage Detector with LED Indicators




Figure 7. VCC Bar-Graph Monitoring




Figure 8. Window Detection




Figure 9. Output Response of Window Detector Circuit




Figure 10. Setting the Adjustable Input

Adjustable Input

These devices offer several monitor options with adjustable input thresholds (see Table 1). The threshold voltage at each adjustable IN_ input is typically 0.394V (TOL = GND) or 0.372 (TOL = VCC). To monitor a voltage VINTH, connect a resistive-divider network to the circuit as shown in Figure 10.

$$V_{INTH} = V_{TH} ((R1 / R2) + 1)$$

 $R1 = R2 ((V_{INTH} / V_{TH}) - 1)$

Large resistors can be used to minimize current through the external resistors. For greater accuracy, use lowervalue resistors.

Unused Inputs

Connect any unused IN_ inputs to a voltage above its threshold.

OUT_ Outputs (MAX16000/MAX16001/MAX16003/ MAX16004/MAX16006)

The OUT_ outputs go low when their respective IN_ inputs drop below their specified thresholds. The output is open drain with a $30\mu\text{A}$ internal pullup to V_{CC}. For many applications, no external pullup resistor is required to interface with other logic devices. An external pullup resistor to any voltage from 0 to 5.5V overrides the internal pullup if interfacing to different logic supply voltages. Internal circuitry prevents reverse current flow from the external pullup voltage to V_{CC} (Figure 11).




Figure 11. Interfacing to a Different Logic Supply Voltage

RESET Output (MAX16001/MAX16002/ MAX16004-MAX16007)

RESET asserts low when any of the monitored voltages fall below their respective thresholds or MR is asserted. RESET remains asserted for the reset timeout period after all monitored voltages exceed their respective thresholds and MR is deasserted (see Figure 12). This open-drain output has a 30µA internal pullup. An external pullup resistor to any voltage from 0 to 5.5V overrides the internal pullup if interfacing to different logic supply voltages. Internal circuitry prevents reverse current flow from the external pullup voltage to VCC (Figure 11).

WDO (MAX16005 Only)

WDO asserts low whenever the watchdog timer times out or any of the IN_ inputs falls below its respective threshold. WDO deasserts after a valid WDI transition without a reset timeout period. WDO deasserts without




Figure 12. Output Timing Diagram

a timeout delay when all the IN_ inputs rise above their thresholds. Pull MR low to deassert WDO. WDO remains deasserted while MR is low. The watchdog timer begins counting after the reset timeout period after MR goes high. Pull MARGIN to deassert WDO.

Reset Timeout Capacitor

The reset timeout period can be adjusted to accommodate a variety of μP applications from 50 μS to 1.12s. Adjust the reset timeout period (t_{RP}) by connecting a capacitor (C_{SRT}) between SRT and GND. Calculate the reset timeout capacitor as follows:

$$C_{SRT}(F) = \frac{t_{RP}(s) \times I_{SRT}}{V_{TH_SRT}}$$

Connect SRT to V_{CC} for a factory-programmed reset timeout of 140ms (min).

Manual Reset Input (MR) (MAX16001/MAX16002/MAX16004-MAX16007)

Many μP -based products require manual reset capability, allowing the operator, a test technician, or external logic circuitry to initiate a reset. A logic-low on \overline{MR} asserts \overline{RESET} low. \overline{RESET} remains asserted while \overline{MR} is low, and during the reset timeout period (140ms min) after \overline{MR} returns high. The \overline{MR} input has an internal $20k\Omega$ pullup resistor to V_{CC} , so it can be left unconnected if not used. \overline{MR} can be driven with TTL or CMOS-logic levels, or with open-drain/collector outputs. Connect a normally open momentary switch from \overline{MR} to GND to create a manual reset function. External debounce circuitry is not required. If \overline{MR} is driven from long cables or if the device is used in a noisy environment, connecting a $0.1\mu F$ capacitor from \overline{MR} to GND provides additional noise immunity.

Margin Output Disable (MARGIN)

MARGIN allows system-level testing while power supplies are adjusted from their nominal voltages. Drive MARGIN low to force RESET, WDO, and OUT_ high, regardless of the voltage at any monitored input. The state of each output does not change while MARGIN = GND. The watchdog timer continues to run when MARGIN is low, and if a timeout occurs, WDO/RESET will assert tMD after MARGIN is deasserted.

The MARGIN input is internally pulled up to V_{CC}. Leave MARGIN unconnected or connect to V_{CC} if unused.

Power-Supply Bypassing

The MAX16000–MAX16007 operate from a 2.0V to 5.5V supply. An undervoltage lockout ensures that the outputs are in the correct states when the UVLO is exceeded. In noisy applications, bypass VCC to ground with a 0.1µF capacitor as close to the device as possible. The additional capacitor improves transient immunity. For fast-rising VCC transients, additional capacitance may be required.

Ordering Information (continued)

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE			
MAX16001_TE+	-40°C to +125°C	16 TQFN-EP*	T1644-4			
MAX16002_TC+	-40°C to +125°C	12 TQFN-EP*	T1244-4			
MAX16003_TE+	-40°C to +125°C	16 TQFN-EP*	T1644-4			
MAX16004_TP+	-40°C to +125°C	20 TQFN-EP*	T2044-3			
MAX16005_TE+	-40°C to +125°C	16 TQFN-EP*	T1644-4			
MAX16006_ TG+	-40°C to +125°C	24 TQFN-EP*	T2444-4			
MAX16007_TP+	-40°C to +125°C	20 TQFN-EP*	T2044-3			

Note: The "_" is a placeholder for the input voltage threshold. See Table 1.

+Denotes lead-free package.

For tape-and-reel, add a "T" after the "+." Tape-and-reel are offered in 2.5k increments.

Selector Guide

PART	MONITORED VOLTAGES	INDEPENDENT OUTPUTS	RESET	WDI/WDO	MR	ADJUSTABLE RESET TIMEOUT			
MAX16000	4	4	_	_	_	_			
MAX16001	4	4	V	WDI	V	~			
MAX16002	4	_	V	WDI	~	·			
MAX16003	6	6	_	_	_	_			
MAX16004	6	6	V	WDI	~	·			
MAX16005	6	_	V	WDI/WDO	~	V			
MAX16006	8	8	V	WDI	~	V			
MAX16007	8	_	V	WDI	~	V			

Revision History


Chip Information

Pages changed at Rev 2: 1, 4, 7, 9, 10, 20-24


PROCESS: BICMOS

^{*}EP = Exposed paddle.

Pin Configurations




Pin Configurations (continued)



Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



PKG REF.	COMMON DIMENSIONS									EXPOSED PAD VARIATIO						SND	S							
REF.	KG 12L 4x4 16L 4x4		4	20)L 4×	4	24L 4×4			28L 4×4			PKG. CODES		102			E5			DOVN BONDS			
	MIN.	NOM. I	4AX.	MIN.	IN. NOM. MAX, MIN. NOM. MAX. MIN. NOM. MAX. MIN. NOM. MAX.	COD	s [MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	ALLOVE										
A	0.70	0.75	0.80	0.70	0.75	0.90	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	T124	4-3	1.95	2.10	2.25	1.95	210	2.25	YES
A1	0.0	0.02	0.05	0.0	20.0	0.05	0.0	20.0	0.05	0.0	0.02	0.05	0.0	0.02	0.05	T124		1.95	2.10	2.25	1.95	510	2.25	NO
A2	0.	20 REF	_	0.	20 RE	F	0	20 RE	F	_	20 RE	F	0.20 REF		T164	-	1.95	2.10	2.25	1.95	2.10	2.25	YES	
b	0.25	0.30	$\overline{}$	0.25	_	0.35		0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25	T164	-	1.95	2.10	2.25	1.95	2.10	2.25	NO
D				3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	T20-		1.95	2.10	2.25	1.95	510	2.25	YES
Ε			6.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	T20	_	1.95	2.10	2.25	1.95	210	2.25	NO
6	_	.80 BSC.	\rightarrow	_	65 BS	_	_	50 BS	_	_	.50 BS	_	_	1.40 BS	_	T24		1.95	2.10	2.25	1.95	2.10	2.25	YES
k	0.25	-	$\overline{}$	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	T24	\rightarrow	2.45	2.60	2.63	2.45	2.60	2.63	YES
L N	0.45		1.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50	T24	$\overline{}$	2.45	2.60	2.63	2.45	2.60	2.63	ND
	_	12	\rightarrow		16		_	20		_	24		_	28 7		T28	4-1	2.50	2.60	2.70	2.50	2.60	2.70	NO
ND NE	_	3	\dashv		+		5		6			7												
Jedec Var.	-	VGGB	\rightarrow		VGGC		١.	√GGD-		VGGD-2 VGGE														
Æ j	THE TER	HE TOTAL RMINAL (1 5—1 SPP NE INDIC	1 IDI -012	ENTIFIE	R AND	TERMI TERMI	NAL NI NAL ∯1	IDENTI	fier a	re opt	IONAL,	BUT M	UST BE	LOCAL	ED WITH	IIN								
Δŝ	DIMENSI From T	on 6 af Erminal	PLES	S TO M	ETALU	ZED TE	RMINAL	. AND	is mea	SURED	BETW	EN 0.:	25 mm	AND	0.30 m	m								
	ND AND	NE REF	ER T	O THE	NUMB	er of	TERMI	WLS C	ON EAC	H D A	ND E S	SIDE RE	SPECT	IVELY.										
		LATION I	S PO	SSIBLE	IN A	SYMME	TRICAL	FASH	ON.															
Æ.	DEPOPU									S WELL	AS TH	#F TFR	MINAIS											
∕6. N		IARITY AF	PLIES	S TO T	HE EX	POSED	HEAT	SINK S	LUG A					•										
7. [COPLAN	ARITY AF																						
7. [26. 0	COPLAN DRAWIN		RMS	TO JE	DEC M	0220,	EXCEP	FOR	T2444															
7. [8. 4 9. [COPLAN DRAWING ARKING	G CONFO	PACH	TO JE	DEC M	O220, TION F	EXCEP!	FOR	T2444															
7. [8. 9. [11. C	COPLAN DRAWING ARKING OPLANA	IS FOR	PACH	TO JE CAGE O	DEC M RIENTA CEED (0220, TION F 0.08mm	EXCEP!	FOR	T2444								an an			_				
7. [9. [11. Ct 12. W.	COPLAN DRAWING ARKING OPLANA ARPAGE EAD CEI	IS FOR RITY SHA	PACH PACH ALL N NOT S TO	TO JEI (AGE O IOT EXC EXCEET	DEC M RIENTA CEED (ND 0.1 T TRUE	0220, TION F 0.08mm 0mm	EXCEPT REFEREI	FOR NCE OF	T2444-	-3, T2	444-4	AND 1	2844-	1.			*	DA	LL#	AS A			×	1/1
7. [9. [11. Ct 12. W.	COPLAN DRAWING ARKING OPLANA ARPAGE EAD CEI	IS FOR RITY SHALL SHALL NTERLINE	PACH PACH ALL N NOT S TO	TO JEI (AGE O IOT EXC EXCEET	DEC M RIENTA CEED (ND 0.1 T TRUE	0220, TION F 0.08mm 0mm	EXCEPT REFEREI	FOR NCE OF	T2444-	-3, T2	444-4	AND 1	2844-	1.				5 PAC	KAGE	OUTLI				

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

24 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600