

General Description

The MAX9725A-MAX9725D fixed-gain, stereo headphone amplifiers are ideal for portable equipment where board space is at a premium. The MAX9725E offers the flexibility to adjust the gain with external input and feedback resistors. The MAX9725A-MAX9725E use a unique, patented DirectDriveTM architecture to produce a groundreferenced output from a single supply, eliminating the need for large DC-blocking capacitors, saving cost, board space, and component height. Fixed gains of -2V/V (MAX9725A), -1.5V/V (MAX9725B), -1V/V (MAX9725C), and -4V/V (MAX9725D) further reduce external component count. The adjustable gain of the MAX9725E DirectDrive headphone amplifier allows for any gain down to -1V/V using external resistors.

The MAX9725 delivers up to 20mW per channel into a 32Ω load and achieves 0.006% THD+N. An 80dB at 1kHz power-supply rejection ratio (PSRR) allows the MAX9725 to operate from noisy digital supplies without an additional linear regulator. The MAX9725 includes ±8kV ESD protection on the headphone output. Comprehensive click-andpop circuitry suppresses audible clicks and pops at startup and shutdown. A low-power shutdown mode reduces supply current to 0.6µA (typ).

The MAX9725 operates from a single 0.9V to 1.8V supply, allowing the device to be powered directly from a single AA or AAA battery. The MAX9725 consumes only 2.1mA of supply current, provides short-circuit protection, and is specified over the extended -40°C to +85°C temperature range. The MAX9725 is available in a tiny (1.54mm x 2.02mm x 0.6mm) 12-bump chip-scale package (UCSP™) and a 12-pin thin QFN package (4mm x 4mm x 0.8mm).

Applications

MP3 Players	Smart Phones
Cellular Phones	Portable Audio Equipment
PDAs	

Ordering Information

PART	PIN- PACKAGE	PKG CODE	TOP MARK	GAIN (V/V)
MAX9725AEBC+T	12 UCSP-12	B12-1	+ACK	-2
MAX9725AETC+	12 TQFN-EP*	T1244-4	+AAEW	-2
MAX9725BEBC+T	12 UCSP-12	B12-1	+ACL	-1.5

Ordering Information continued at end of data sheet.

Note: All devices are specified over the -40°C to +85°C operating temperature range.

- +Denotes a lead-free package. T = Tape and reel.
- *EP = Exposed pad.

UCSP is a trademark of Maxim Integrated Products, Inc.

Features

- **♦ Low Quiescent Current:** 2.1mA (MAX9725A–MAX9725D) 2.3mA (MAX9725E)
- ♦ Single-Cell, 0.9V to 1.8V Single-Supply Operation
- ◆ Fixed Gain Eliminates External Feedback Network


MAX9725A: -2V/V MAX9725B: -1.5V/V MAX9725C: -1V/V MAX9725D: -4V/V

♦ Adjustable Gain with External Input and Feedback Resistors

MAX9725E: Minimum Stable Gain of -1V/V

- ♦ Ground-Referenced Outputs Eliminate DC Bias
- No Degradation of Low-Frequency Response Due to Output Capacitors
- 20mW per Channel into 32Ω
- ♦ Low 0.006% THD+N
- ♦ High PSRR (80dB at 1kHz)
- ♦ Integrated Click-and-Pop Suppression
- **♦ Low-Power Shutdown Control**
- ♦ Short-Circuit Protection
- ♦ ±8kV ESD-Protected Amplifier Outputs
- **Available in Space-Saving Packages** 12-Bump UCSP (1.54mm x 2.02mm x 0.6mm) 12-Pin Thin QFN (4mm x 4mm x 0.8mm)

Block Diagrams



Pin Configurations appear at end of data sheet.

MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

SGND to PGNDVDD to SGND or PGND	
Vss to PVss	
C1P to PGND	
C1N to PGND	(PV _{SS} - 0.3V) to +0.3V
Vss, PVss to GND	+0.3V to -2V
OUTR, OUTL, INR, INL to SGND	
(MAX9725A-MAX9725D)	$(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$
OUTR, OUTL to SGND	
(MAX9725E)	$(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$
INR, INL to SGND (MAX9725E)	4V to +4V

SHDN to SGND or PGND Output Short-Circuit Current	
Continuous Power Dissipation ($T_A = +70^{\circ}$ C	
12-Bump UCSP (derate 6.5mW/°C above	e +70°C)518.8mW
12-Pin Thin QFN (derate 16.9mW/°C abov	/e +70°C) 1349.1mW
Junction Temperature	+150°C
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Bump Temperature (soldering) Reflow	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS (MAX9725A-MAX9725D)

 $(V_{DD} = 1.5V, PGND = SGND = 0V, V_{\overline{SHDN}} = 1.5V, V_{SS} = PV_{SS}, C1 = C2 = 1\mu F, C_{IN} = 1\mu F, R_L = \infty, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (See the *Functional Diagrams*.) (Note 1)

PARAMETER	SYMBOL	COND	MIN	TYP	MAX	UNITS		
Supply Voltage Range	V_{DD}	Guaranteed by PSRR tes	0.9		1.8	V		
Quiescent Supply Current	I _{DD}	Both channels active		2.1	3.3	mA		
Chutdaus Current	lawar.	\/ 0\/	$T_A = +25^{\circ}C$		0.6	10		
Shutdown Current	ISHDN	VSHDN = 0V	$T_A = -40$ °C to $+85$ °C			30	μA	
Shutdown to Full Operation	ton				180		μs	
SHDN Thresholds	VIH	$V_{DD} = 0.9V \text{ to } 1.8V$		0.7 x V _I	OD		V	
Shor infestiolas	V _{IL}	$V_{DD} = 0.9V \text{ to } 1.8V$			0.	3 x V _{DD}	V	
SHDN Input Leakage Current	I _{LEAK}	$V_{DD} = 0.9V \text{ to } 1.8V (Note$	e 2)			±1	μΑ	
CHARGE PUMP								
Oscillator Frequency	fosc			493	580	667	kHz	
AMPLIFIERS								
		MAX9725A	-2.04	-2.00	-1.96	.		
Voltage Gain	Av	MAX9725B		-1.53	-1.5	-1.47	V/V	
Voltage Galli	AV	MAX9725C	-1.02	-1.00	-0.98			
		MAX9725D	-4.08	-4.00	-3.92			
Gain Match	ΔA_V				±0.5		%	
		Input AC-coupled,	MAX9725A/MAX9725D		±0.3	±1.05		
Total Output Offset Voltage	Vos	$R_L = 32\Omega$ to GND,	MAX9725B		±0.45	±1.58	mV	
		$T_A = +25$ °C	MAX9725C		±0.6	±2.1		
Input Resistance	RIN			15	25	35	kΩ	
		$V_{DD} = 0.9V \text{ to } 1.8V, T_A =$	= +25°C	60	80			
Power-Supply Rejection Ratio	PSRR	100mV _{P-P} ripple	$f_{IN} = 1kHz$		70		dB	
		100mvp-p ripple	$f_{IN} = 20kHz$		62			
		Vpp = 1.5V	$R_L = 32\Omega$	10	20			
Output Power (Note 3)	POLIT	$V_{DD} = 1.5V$ $R_L = 16\Omega$			25		mW	
Output Fower (Note 3)	Pout	$V_{DD} = 1.0V$, $R_L = 32\Omega$	$_{\rm O} = 1.0 \text{V}, \text{R}_{\text{L}} = 32 \Omega$] '''۷۷	
		$V_{DD} = 0.9V, R_{L} = 32\Omega$		6				

ELECTRICAL CHARACTERISTICS (MAX9725A-MAX9725D) (continued)

 $(V_{DD} = 1.5V, PGND = SGND = 0V, V_{\overline{SHDN}} = 1.5V, V_{SS} = PV_{SS}, C1 = C2 = 1\mu F, C_{IN} = 1\mu F, R_L = \infty, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25$ °C.) (See the *Functional Diagrams*.) (Note 1)

PARAMETER	SYMBOL	CONDIT	MIN	TYP	MAX	UNITS	
Total Harmonic Distortion Plus	THD+N	$R_L = 32\Omega$, $P_{OUT} = 12$ mW,	$R_L = 32\Omega$, $P_{OUT} = 12$ mW, $f = 1$ kHz				%
Noise	I I I D + IN	$R_L = 16\Omega$, $P_{OUT} = 15$ mW,	f = 1kHz		0.015		70
Cignal to Naisa Datia	SNR	D: 220 Dour 10mW	BW = 22Hz to 22kHz		89		dB
Signal-to-Noise Ratio	SINH	$R_L = 32\Omega$, $P_{OUT} = 12mW$	A-weighted filter		92		иь
Slew Rate	SR			0.2		V/µs	
Maximum Capacitive Load	CL	No sustained oscillations			150		рF
Crosstalk	XTALK	$f_{IN} = 1.0 \text{kHz}, R_L = 32\Omega, P_C$	OUT = 5mW		100		dB
Click-and-Pop Level	KCP	$R_L = 32\Omega$, peak voltage, A-weighted, 32 samples pe	Into shutdown		72.8		dBV
Click-alid-Fop Level	NCP	second (Note 4)	Out of shutdown		72.8		UDV
ESD Protection	V _{ESD}	Human Body Model (OUTF	Human Body Model (OUTR, OUTL)				kV

ELECTRICAL CHARACTERISTICS (MAX9725E)

 $(V_{DD}=1.5V, PGND=SGND=0V, V_{\overline{SHDN}}=1.5V, V_{SS}=PV_{SS}, C1=C2=1\mu F, C_{IN}=1\mu F, R_{L}=32\Omega, R_{F}=60k\Omega, R_{IN}=10k\Omega, T_{A}=T_{MIN}, T$

PARAMETER	SYMBOL	COND	MIN	TYP	MAX	UNITS	
Supply Voltage Range	V_{DD}	Guaranteed by PSRR tes	0.9		1.8	V	
Quiescent Supply Current	I _{DD}	Both channels active			2.3	3.7	mA
Shutdown Current	ISHDN	V _{SHDN} = 0V	$T_A = +25^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		0.6	10	μA
Shutdown to Full Operation	ton		1A = -40 0 to +00 0		180	10	μs
	VIH	$V_{DD} = 0.9V \text{ to } 1.8V$		0.7 x V	DD		
SHDN Thresholds	VIL	$V_{DD} = 0.9V \text{ to } 1.8V$			0.	3 x V _{DD}	V
SHDN Input Leakage Current	ILEAK	$V_{DD} = 0.9V$ to 1.8V (Note	2)			±1	μΑ
CHARGE PUMP							
Oscillator Frequency	fosc						kHz
AMPLIFIERS							
Voltage Gain	Ay	(Note 5)		-6.11	-6.07	-6.00	V/V
Minimum Stable Gain	ΔΑγ				-1.0		V/V
Total Output Offset Voltage	Vos	Input AC-coupled, R _L = 3 T _A = +25°C (Note 6)	32Ω to GND,		±0.63	±2.1	mV
Input Resistance	RIN			6.3	9.78	14	kΩ
INR, INL Input Leakage Current	I _{LK}					±100	nA
Maximum Input Parasitic Capacitance	CPAR			5		pF	
		$V_{DD} = 0.9V \text{ to } 1.8V, T_A =$	+25°C	52.9	67.8		
Power-Supply Rejection Ratio	PSRR	100mV _{P-P} ripple	f _{IN} = 1kHz		70		dB
		(Note 5)	f _{IN} = 20kHz		62		

ELECTRICAL CHARACTERISTICS (MAX9725E) (continued)


 $(V_{DD} = 1.5V, PGND = SGND = 0V, V_{\overline{SHDN}} = 1.5V, V_{SS} = PV_{SS}, C1 = C2 = 1\mu F, C_{IN} = 1\mu F, R_L = 32\Omega, R_F = 60k\Omega, R_{IN} = 10k\Omega, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (See the *Functional Diagrams*.) (Note 1)


PARAMETER	SYMBOL	COND	ITIONS	1	MIN	TYP	MAX	UNITS
		V _{DD} = 1.5V	$R_L = 3$	32Ω	10	24		
Output Power (Note 3)	Pour	VDD = 1.5V	$R_L = \frac{1}{2}$	16Ω		25		mW
Output Fower (Note 3)	Pout	$V_{DD} = 1.0V$, $R_L = 32\Omega$				7		IIIVV
		$V_{DD} = 0.9V, R_L = 32\Omega$				6		
Total Harmonic Distortion Plus	THD+N	$R_L = 32\Omega$, $P_{OUT} = 12$ mW	/, f = 1k	Hz		0.006		%
Noise (Note 5)	IUD+N	$R_L = 16\Omega$, $P_{OUT} = 15$ mW	/, f = 1k	Hz		0.015		/0
Signal-to-Noise Ratio	SNR	$R_L = 32\Omega$, $P_{OUT} = 12$ mW	, BW	BW = 22Hz to $22kHz$		89		dB
Oignal to Noise Hatio	OIVII	11[- 0232, 1 00] - 1211144	A-w	A-weighted filter		92		GD
Slew Rate	SR					0.3		V/µs
Maximum Capacitive Load	CL	No sustained oscillations	1			150		рF
Crosstalk	XTALK	$f_{IN} = 1.0kHz$, $R_L = 32\Omega$, $F_{IN} = 1.0kHz$	POUT =	5mW		100		dB
Click-and-Pop Level	KCP	$R_L = 32\Omega$, peak voltage, A-weighted, 32 samples per		Into shutdown		72.8		dBV
Click-alid-l op Level	NCP	second (Note 4)	pei	Out of shutdown		72.8		abv
ESD Protection	V _{ESD}	Human Body Model (OUTR, OUTL)				±8		kV
	A	\/ =	$R_L = 32\Omega$			-120		٩D
Attenuation in Shutdown	ATT(SD)	V _{SHDN} = 0V	$R_L = 10k\Omega$			-75		dB


- Note 1: All specifications are 100% tested at $T_A = +25$ °C; temperature limits are guaranteed by design.
- **Note 2:** Input leakage current measurements limited by automated test equipment.
- **Note 3:** $f_{IN} = 1kHz$, $T_A = +25$ °C, THD+N < 1%, both channels driven in-phase.
- Note 4: Testing performed with 32Ω resistive load connected to outputs. Mode transitions controlled by SHDN. KCP level calculated as 20 log [peak voltage under normal operation at rated power level / peak voltage during mode transition]. Inputs are AC-grounded.
- Note 5: Using existing resistors with 1% precision.
- Note 6: $R_{IN} = 10\Omega$, $R_F = 10k\Omega$.

Typical Operating Characteristics

 $(V_{DD} = 1.5V, PGND = SGND = 0V, V_{\overline{SHDN}} = 1.5V, V_{SS} = PV_{SS}, C1 = C2 = 1\mu F, C_{IN} = 1\mu F, THD+N measurement bandwidth = 22Hz to 22kHz, T_A = +25°C, unless otherwise noted.) (See the$ *Functional Diagrams*.)









Typical Operating Characteristics (continued)

 $(V_{DD} = 1.5V, PGND = SGND = 0V, V_{\overline{SHDN}} = 1.5V, V_{SS} = PV_{SS}, C1 = C2 = 1\mu F, C_{IN} = 1\mu F, THD+N measurement bandwidth = 22Hz to 22kHz, T_A = +25°C, unless otherwise noted.) (See the$ *Functional Diagrams*.)




Typical Operating Characteristics (continued)

 $(V_{DD} = 1.5V, PGND = SGND = 0V, V_{\overline{SHDN}} = 1.5V, V_{SS} = PV_{SS}, C1 = C2 = 1\mu F, C_{IN} = 1\mu F, THD+N measurement bandwidth = 22Hz to 22kHz, T_A = +25°C, unless otherwise noted.) (See the$ *Functional Diagrams*.)



Typical Operating Characteristics (continued)

 $(V_{DD} = 1.5V, PGND = SGND = 0V, V_{\overline{SHDN}} = 1.5V, V_{SS} = PV_{SS}, C1 = C2 = 1\mu F, C_{IN} = 1\mu F, THD+N measurement bandwidth = 22Hz to 22kHz, T_A = +25°C, unless otherwise noted.) (See the$ *Functional Diagrams*.)



Pin Description

PIN	вимр		
THIN QFN	UCSP	NAME	FUNCTION
1	A1	C1N	Flying Capacitor Negative Terminal. Connect a 1µF capacitor from C1P to C1N.
2	A2	PVss	Inverting Charge-Pump Output. Bypass with 1µF from PVSS to PGND. PVSS must be connected to
3	А3	INL	Left-Amplifier Inverting Input. Connect input resister R _{IN} from input capacitor C1N to INR (MAX9725E only).
4	A4	INR	Right-Amplifier Inverting Input. Connect input resister R _{IN} from input capacitor C1N to INR (MAX9725E only).
5	B4	V _{SS}	Amplifier Negative Power Supply. Must be connected to PVSS.
6	В3	SGND	Signal Ground. SGND must be connected to PGND. SGND is the ground reference for the input and output signal.
7	C4	OUTR	Right-Channel Output. Connect feedback resistor RFB between OUTR and INR (MAX9725E only).
8	C3	OUTL	Left-Channel Output. Connect feedback resistor RFB between OUTL and INL (MAX9725E only).
9	C2	V_{DD}	Positive Power-Supply Input. Bypass with a 1µF capacitor to PGND.
10	C1	C1P	Flying Capacitor Positive Terminal. Connect a 1µF capacitor from C1P to C1N.
11	B1	PGND	Power Ground. Ground reference for the internal charge pump. PGND must be connected to SGND.
12	B2	SHDN	Active-Low Shutdown. Connect to $V_{\mbox{\scriptsize DD}}$ for normal operation. Pull low to disable the amplifier and charge pump.
EP		EP	Exposed Paddle. Internally connected to VSS. Leave paddle unconnected or solder to VSS.

Detailed Description

The MAX9725 stereo headphone driver features Maxim's patented DirectDrive architecture, eliminating the large output-coupling capacitors required by conventional single-supply headphone drivers. The MAX9725 consists of two 20mW class AB headphone drivers, shutdown control, inverting charge pump, internal gain-setting resistors, and comprehensive click-and-pop suppression circuitry (see the *Functional Diagram*). A negative power supply (PVss) is created by inverting the positive supply (VDD). Powering the drivers from VDD and PVss increases the dynamic range of the drivers to almost twice that of other 1V single-supply drivers. This increase in dynamic range allows for higher output power.

The outputs of the MAX9725 are biased about GND (Figure 1). The benefit of this GND bias is that the driver outputs do not have a DC component, thus large DC-blocking capacitors are unnecessary. Eliminating the DC-blocking capacitors on the output saves board space, system cost, and improves frequency response.

DirectDrive

Conventional single-supply headphone drivers have their outputs biased about a nominal DC voltage (typically half the supply) for maximum dynamic range. Large coupling capacitors are needed to block the DC bias from the headphones. Without these capacitors, a significant amount of DC current flows to the headphone, resulting in unnecessary power dissipation and possible damage to both headphone and headphone driver.

Maxim's DirectDrive architecture uses a charge pump to create an internal negative supply voltage. This allows the MAX9725 outputs to be biased about GND, increasing the dynamic range while operating from a single supply. A conventional amplifier powered from 1.5V ideally provides 18mW to a 16Ω load. The MAX9725 provides 25mW to a 16Ω load. The DirectDrive architecture eliminates the need for two large (220uF. tvp) DC-blocking capacitors on the output. The MAX9725 charge pump requires two small ceramic capacitors, conserving board space, reducing cost, and improving the frequency response of the headphone driver. See the Output Power vs. Charge-Pump Capacitance and Load Resistance graph in the Typical Operating Characteristics for details of the possible capacitor sizes.

Previous attempts to eliminate the output-coupling capacitors involved biasing the headphone return (sleeve) to the DC-bias voltage of the headphone amplifiers. This method raises some issues:

- The sleeve is typically grounded to the chassis.
 Using this biasing approach, the sleeve must be isolated from system ground, complicating product design.
- During an ESD strike, the driver's ESD structures are the only path to system ground. The driver must be able to withstand the full ESD strike.
- When using the headphone jack as a line out to other equipment, the bias voltage on the sleeve may conflict with the ground potential from other equipment, resulting in possible damage to the drivers.




Figure 1. Traditional Driver Output Waveform vs. MAX9725 Output Waveform (Ideal Case)




Figure 2. Low-Frequency Attenuation for Common DC-Blocking Capacitor Values

Low-Frequency Response

Large DC-blocking capacitors limit the amplifier's low-frequency response and can distort the audio signal:

 The impedance of the headphone load and the DCblocking capacitor forms a highpass filter with the -3dB point set by:

$$f_{-3dB} = \frac{1}{2\pi R_L C_{OUT}}$$

where R_L is the impedance of the headphone and C_{OUT} is the value of the DC-blocking capacitor. The highpass filter is required by conventional single-ended, single power-supply headphone drivers to block the midrail DC-bias component of the audio signal from the headphones. The drawback to the filter is that it can attenuate low-frequency signals. Larger values of C_{OUT} reduce this effect but result in physically larger, more expensive capacitors. Figure 2 shows the relationship between the size of C_{OUT} and the resulting low-frequency attenuation. Note that the -3dB point for a 16 Ω headphone with a 100 μ F blocking capacitor is 100Hz, well within the normal audio band, resulting in low-frequency attenuation of the reproduced signal.

2) The voltage coefficient of the DC-blocking capacitor contributes distortion to the reproduced audio signal as the capacitance value varies when the function of the voltage across the capacitor changes. At low frequencies, the reactance of the capacitor dominates at frequencies below the -3dB point and the




Figure 3. Distortion Contributed By DC-Blocking Capacitors

voltage coefficient appears as frequency-dependent distortion. Figure 3 shows the THD+N introduced by two different capacitor dielectric types. Note that below 100Hz, THD+N increases rapidly.

The combination of low-frequency attenuation and frequency-dependent distortion compromises audio reproduction in portable audio equipment that emphasizes low-frequency effects such as multimedia laptops, as well as MP3, CD, and DVD players. These low-frequency, capacitor-related deficiencies are eliminated by using DirectDrive technology.

Charge Pump

The MAX9725 features a low-noise charge pump. The 580kHz switching frequency is well beyond the audio range, and does not interfere with the audio signals. The switch drivers feature a controlled switching speed that minimizes noise generated by turn-on and turn-off transients. The di/dt noise caused by the parasitic bond wire and trace inductance is minimized by limiting the turn-on/off speed of the charge pump. Additional high-frequency noise attenuation can be achieved by increasing the size of C2 (see the *Functional Diagram*). Extra noise attenuation is not typically required.

Shutdown

The MAX9725's low-power shutdown mode reduces supply current to 0.6µA. Driving \overline{SHDN} low disables the amplifiers and charge pump. The driver's output impedance is typically $50k\Omega$ (MAX9725A), $37.5k\Omega$ (MAX9725B), $25k\Omega$ (MAX9725C), $100k\Omega$ (MAX9725D), or RF (MAX9725E) when in shutdown mode.




Figure 4. Output Power vs. Supply Voltage with Inputs In-/Outof-Phase

Click-and-Pop Suppression

In conventional single-supply audio drivers, the outputcoupling capacitor is a major contributor of audible clicks and pops. Upon startup, the driver charges the coupling capacitor to its bias voltage, typically half the supply. Likewise, on shutdown, the capacitor is discharged to GND. This results in a DC shift across the capacitor that appears as an audible transient at the speaker. The MAX9725's DirectDrive technology eliminates the need for output-coupling capacitors.

The MAX9725 also features extensive click-and-pop suppression that eliminates any audible transient sources internal to the device. The Power-Up/Down Waveform in the *Typical Operating Characteristics* shows minimal DC shift and no spurious transients at the output upon startup or shutdown.

In most applications, the output of the preamplifier driving the MAX9725 has a DC bias of typically half the supply. At startup, the input-coupling capacitor is charged to the preamplifier's DC bias voltage through the internal input resistor (25k Ω for MAX9725A-MAX9725D, minimum 10k Ω for MAX9725E) causing an audible click and pop. Delaying the rise of \overline{SHDN} 4 or 5 time constants, based on $R_{IN} \times C_{IN}$, relative to the startup of the preamplifier eliminates any click and pop caused by the input filter (see the Functional Diagram).

Applications Information

Power Dissipation

Linear power amplifiers can dissipate a significant amount of power under normal operating conditions. The maximum power dissipation for each package is given in the *Absolute Maximum Ratings* section under Continuous Power Dissipation or can be calculated by the following equation:

$$P_{\text{DISSPKG}(MAX)} = \frac{T_{\text{J}(MAX)} - T_{\text{A}}}{\theta_{\text{JA}}}$$

where $T_{J(MAX)}$ is +150°C, T_A is the ambient temperature, and θ_{JA} is the reciprocal of the derating factor in °C/W as specified in the *Absolute Maximum Ratings* section. For example, θ_{JA} for the thin QFN package is +59.3°C/W.

The MAX9725 has two power dissipation sources, the charge pump and the two amplifiers. If the power dissipation exceeds the rated package dissipation, reduce VDD, increase load impedance, decrease the ambient temperature, or add heatsinking to the device. Large output, supply, and ground traces decrease θ_{JA} , allowing more heat to be transferred from the package to surrounding air.

Output Power

The MAX9725's output power increases when the left and right audio signals differ in magnitude and/or phase. Figure 4 shows the two extreme cases for inand out-of-phase input signals. The output power of a typical stereo application lies between the two extremes shown in Figure 4. The MAX9725 is specified to output 20mW per channel when both inputs are in-phase.

Powering Other Circuits from the Negative Supply

The MAX9725 internally generates a negative supply voltage (PVss) to provide the ground-referenced output signal. Other devices can be powered from PVss provided the current drawn from the charge pump does not exceed 1mA. Headphone driver output power and THD+N will be adversely affected if more than 1mA is drawn from PVss. Using PVss as an LCD bias is a typical application for the negative supply.

PVss is unregulated and proportional to VDD. Connect a 1 μ F capacitor from C1P to C1N for best charge-pump operation.

Component Selection

Input Filtering

The AC-coupling capacitor (C_{IN}) and an internal gain-setting resistor form a highpass filter that removes any DC bias from an input signal (see the *Functional Diagram*). C_{IN} allows the MAX9725A-MAX9725D to bias the signal to an optimum DC level. The -3dB point of the highpass filter, assuming zero source impedance, is given by:

$$f_{-3dB} = \frac{1}{2\pi \times R_{IN} \times C_{IN}}$$

Choose C_{IN} so $f_{\text{-}3dB}$ is well below the lowest frequency of interest. R_{IN} for the MAX9725A–MAX9725D is $25k\Omega$ and a minimum of $10k\Omega$ for the MAX9725E. Setting $f_{\text{-}3dB}$ too high affects the amplifier's low-frequency response. Use capacitors with low-voltage coefficient dielectrics. Film or COG dielectric capacitors are good choices for AC-coupling capacitors. Capacitors with high-voltage coefficients, such as ceramics, can result in increased distortion at low frequencies.

Charge-Pump Capacitor Selection

Use capacitors with less than $100m\Omega$ of ESR. Low-ESR ceramic capacitors minimize the output impedance of the charge pump. Capacitors with an X7R dielectric provide the best performance over the extended temperature range. Table 1 lists suggested capacitor manufacturers.

Flying Capacitor (C1)

The value of C1 affects the charge pump's load regulation and output impedance. Choosing C1 too small degrades the MAX9725's ability to provide sufficient current drive and leads to a loss of output voltage. Increasing the value of C1 improves load regulation and reduces the charge-pump output impedance. See the Output Power vs. Charge-Pump Capacitance and Load Impedance graph in the *Typical Operating Characteristics*.

Hold Capacitor (C2)

The hold capacitor's value and ESR directly affect the ripple at PVss. Increasing the value of C2 reduces ripple. Choosing a capacitor with lower ESR reduces ripple and output impedance. Lower capacitance values can be used in systems with low maximum output power levels. See the Output Power vs. Charge-Pump Capacitance and Load Impedance graph in the *Typical Operating Characteristics*.

Power-Supply Bypass Capacitor (C3)

The power-supply bypass capacitor (C3) lowers the output impedance of the power supply and reduces the impact of the MAX9725's charge-pump switching transients. Bypass V_{DD} to PGND with the same value as C1. Place C3 as close to V_{DD} as possible.

Layout and Grounding

Proper layout and grounding are essential for optimum performance. Connect PGND and SGND together at a single point on the PC board. Connect PVss to SVss and bypass with C2 to PGND. Bypass VDD to PGND with C3. Place capacitors C2 and C3 as close to the MAX9725 as possible. Route PGND, and all traces that carry switching transients, away from SGND and the audio signal path.

The MAX9725 does not require additional heatsinking. The thin QFN package features an exposed paddle that improves thermal efficiency of the package. **Ensure the exposed paddle is electrically isolated from GND and Vpp. Connect the exposed paddle to Vss if necessary.**


UCSP Applications Information

For the latest application details on UCSP construction, dimensions, tape carrier information, printed circuit board techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, go to Maxim's website at www.maxim-ic.com/ucsp for the Application Note: UCSP—A Wafer-Level Chip-Scale Package.


Table 1. Suggested Capacitor Manufacturers

SUPPLIER	PHONE	FAX	WEBSITE
Murata	770-436-1300	_	www.murata.com
Taiyo Yuden	800-348-2496	847-925-0899	www.t-yuden.com
TDK	847-803-6100	847-390-4405	www.component.tdk.com







Functional Diagrams




Functional Diagrams (continued)



Pin Configurations



Block Diagrams (continued)



_Ordering Information (continued)

PART	PIN- PACKAGE	PKG CODE	TOP MARK	GAIN (V/V)
MAX9725BETC+	12 TQFN-EP*	T1244-4	+AAEX	-1.5
MAX9725CEBC+T	12 UCSP-12	B12-1	+ACM	-1
MAX9725CETC+	12 TQFN-EP*	T1244-4	+AAEY	-1
MAX9725DEBC+T	12 UCSP-12	B12-1	+ACN	-4
MAX9725DETC+	12 TQFN-EP*	T1244-4	+AAEZ	-4
MAX9725EEBC+T	12 UCSP-12	B12-1	+AEF	ADJ
MAX9725EETC+**	12 TQFN-EP*	T1244-4	+AAGH	ADJ

Note: All devices are specified over the -40°C to +85°C operating temperature range.

_Chip Information

TRANSISTOR COUNT: 2559

PROCESS: BICMOS


⁺Denotes a lead-free package. T = Tape and reel.

^{*}EP = Exposed pad.

^{**}Future product—contact factory for availability.


Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

	COMMON DIMENSIONS														
PKG	12	2L 4×	4	16	16L 4×4		20	20L 4×4		24L 4×4			28L 4×4		
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
A1	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05	0.0	0.02	0.05
A2	0	.20 RE	F	0	.20 RE	F	0	.20 RE	F	0	20 RE	F	0	20 RE	F
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25
D	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
E	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10
е		.80 BS	C.	0.	65 BS	C.	0.50 BSC.		0.50 BSC.			0.40 BSC.			
k	0.25	-	-	0.25	-	ı	0.25	-	ı	0.25	-	-	0.25	ı	-
L	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50
N		12			16			20		24			28		
ND		3			4			5			6			7	
NE		3			4	4 5			6			7			
Jedec Var.		WGGB			WGGC		1	wGGD-:	1		WGGD-	2	WGGE		

EXPOSED PAD VARIATIONS								
PKG. CODES	D2			E2				
	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.		
T1244-3	1.95	2.10	2.25	1.95	2.10	2.25		
T1244-4	1.95	2.10	2.25	1.95	2.10	2.25		
T1644-3	1.95	2.10	2.25	1.95	2.10	2.25		
T1644-4	1.95	2.10	2.25	1.95	2.10	2.25		
T2044-2	1.95	2.10	2.25	1.95	2.10	2.25		
T2044-3	1.95	2.10	2.25	1.95	2.10	2.25		
T2444-2	1.95	2.10	2.25	1.95	2.10	2.25		
T2444-3	2.45	2.60	2.63	2.45	2.60	2.63		
T2444-4	2.45	2.60	2.63	2.45	2.60	2.63		
T2844-1	2.50	2.60	2.70	2.50	2.60	2.70		

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- N IS THE TOTAL NUMBER OF TERMINALS.
- ⚠ THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- AD DIMENSION & APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25mm AND 0.30mm FROM TERMINAL TIP.

 ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- ${rac{1}{2}}$ COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444-3, T2444-4 AND T2844-1. 9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR T2444-
- 11. COPLANARITY SHALL NOT EXCEED 0.08mm.
- 12. WARPAGE SHALL NOT EXCEED 0.10mm.

 As LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION 'e', ±0.05.
- 14. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- 15. ALL DIMENSIONS ARE THE SAME FOR LEADED (-) & PhFREE (+) PACKAGE CODES.

TITE:
PACKAGE DUTLINE
12,16,20,24,28L THIN QFN, 4×4×0.8mm

PPROVAL | DOCUMENT CONTROL NO. | REV. | 2/2 "ij |% 21-0139

-DRAWING NOT TO SCALE-

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	11/04	Initial release	
1	5/05	Removed future product asterisks for UCSP package, added EC table note	1–3, 13, 14
2	11/07	Added MAX9725E packages, MAX9725E EC table, block diagram, functional diagram, and system diagram. Updated package outlines.	1–3, 6, 8–19

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.