

## MCDP2900

DisplayPort1.4 to HDMI2.0a protocol  
converter with HDCP2.2 repeater

## Datasheet

Rev. A

**MegaChips**

### MegaChips' Proprietary Information

MegaChips reserves the right to make any change herein at any time without prior notice. MegaChips does not assume any responsibility or liability arising out of application or use of any product or service described herein except as explicitly agreed upon.

### Contents

1.	Description.....	7
2.	Application overview.....	8
2.1.	Adaptor application .....	8
2.2.	Docking station application .....	8
2.3.	TV Application .....	9
3.	BGA footprints and pin list.....	10
3.1.	Signal mapping sorted by ball (pin) number .....	11
4.	Connections.....	14
4.1.	Pin list.....	14
4.2.	Bootstrap configuration .....	17
4.3.	EXT_RESETN connection .....	18
5.	Package.....	19
5.1.	Package drawing.....	19
5.2.	LFBGA 7 x 7 dimensions .....	20
5.4.	Marking field template and descriptors .....	21
5.5.	Classification reflow profile.....	21
6.	Electrical specifications .....	22
6.1.	Absolute maximum ratings.....	22
6.2.	Power connections .....	23
6.3.	DC characteristics .....	24
6.4.	AC characteristics .....	26
6.4.1.	DisplayPort receiver.....	26
6.4.2.	HDMI transmitter I/O specifications .....	27
6.4.3.	I2C interface timing .....	28
6.4.4.	SPI interface timing.....	30
7.	Ordering information.....	31
8.	Revision history .....	32

## List of tables

Table 1.	Pin list .....	11
Table 2.	DisplayPort receiver pins.....	14
Table 3.	HDMI output pins.....	15
Table 4.	System interface pins .....	16
Table 5.	Power and ground pins.....	17
Table 6.	Bootstrap configuration.....	18
Table 7.	MCDP2900 package dimensions .....	20
Table 8.	Field descriptors .....	21
Table 9.	Absolute maximum ratings .....	22
Table 10.	DC characteristics.....	24
Table 11.	IO DC characteristics .....	25
Table 12.	Maximum speed of operation .....	26
Table 15.	DisplayPort receiver characteristics.....	26
Table 13.	HDMI transmitter DC specifications .....	27
Table 14.	HDMI transmitter AC characteristics.....	28
Table 15.	I2C interface timing .....	28
Table 16.	SPI interface timing.....	30
Table 17.	Order codes .....	31
Table 18.	Document revision history .....	32

### List of figures

Figure 1.	MCDP2900 block diagram .....	6
Figure 2.	MCDP2900 adaptor (dongle) use case .....	8
Figure 3.	MCDP2900 BGA diagram.....	10
Figure 4.	EXT_RESETN Connection to MCDP2900 .....	18
Figure 5.	MCDP2900 package drawing .....	19
Figure 6.	Marking template .....	21
Figure 7.	Recommended Power supply connections for MCDP2900.....	23
Figure 8.	I2C timing.....	29

### Features


- DisplayPort® (DP) ver. 1.4 receiver
  - Up to 5.4Gbps Link rate supporting HBR2/HBR/RBR modes
  - 1, 2, or 4 lanes configuration
  - Programmable receiver equalization
  - Single Stream
  - AUX CH 1 Mbps
  - 3.3V HPD\_OUT
  - Link Training (LT) enhancements as in DP1.4 specification
  - Video Stream Handling
    - Up to 600MHz dual pixel path and 16bpc
    - RGB/ YCbCr 444/422/420 pixel format
    - Horizontal expansion of VESA CVT to CEA timings as per DP1.4 specification
  - DPCD and CEC
    - Supports DPCD data structure revision 1.4 as per DP1.4 specification
    - Supports CEC tunneling over AUX
  - DP to HDMI Stereoscopic 3D Transport
    - Frame Sequential to Stacked Top-Bottom Conversion
    - Pass-through of other 3D formats
  - Audio Stream handling
    - LPCM and Compressed Audio encoding formats
    - Max Audio sample rate of 192KHz x8 Channel or 768KHz x2 Channel
- HDMI ver. 2.0a transmitter
  - 600 MHz maximum TMDS character clock
  - DC-coupled outputs with source termination
  - TMDS character-clock divide\_by\_4 Mode
  - Scrambling over HDMI2.0a
  - Programmable edge rate control
  - Programmable pre-emphasis control
  - Deep color up to 16 bits per color
- High Dynamic Range support (Static and Dynamic HDR)
- 3D video timings
- CEC support – snooping, tunneling
- HPD\_IN handling
- SCDC read request handling
  - Polling enabled for HDMI sinks not supporting read requests
- Video Input Processing (up to 6Gbps)
  - Color space conversion
  - 10 bits per color input width
  - 12 bits per color output width
  - 16 bits per color pass through
  - Programmable coefficient 3x3 matrix
  - Programmable input offset
  - Programmable output offset
  - Programmable output clipping levels
- Chroma Down Sampling
  - 5-tap H & V FIR filters with programmable coefficients
  - 12 bits per color input width
  - 12 bits per color output width
  - YCbCr444 to YCbCr420 conversion
  - YCbCr444 to YCbCr422 conversion
  - YCbCr422 to YCbCr420 conversion
  - Bypass chroma down-sampling for YCbCr420 input over DP Link
- Max video resolution and color depth on HDMI TX output
  - 4Kp60Hz, RGB/YCbCr444, 8 bpc
  - 4Kp60Hz, YCbCr422 up to 12 bpc
  - 4Kp60Hz, YCbCr420, up to 16 bpc
  - 4Kp30Hz, RGB/YCbCr444, up to 16 bpc
- Audio stream forwarding from DP RX to HDMI TX
  - Up to 8-ch, 192 kHz, 24 bps LPCM audio, AC3, DTS, Dolby-HD
  - 2-ch, 768 kHz 24 bps HBR audio
- HDCP support
  - HDCP1.3 to HDCP1.4 Repeater function
  - HDCP2.2 to HDCP1.4 Repeater function

- HDCP2.2 to HDCP2.2 Repeater function
- Read-protected embedded HDCP keys
- Enhanced security
  - Encrypted on-chip key storage
  - Security signed application firmware
  - Secure boot-up procedure
  - Debug ports disabled in production
- Metadata handling
  - HDMI TX DVI/HDMI mode setting (DPCD register)
  - YCbCr444-420 conversion (DPCD register)
  - IEC60958 BYTE3 Channel Status overwrite
  - CEA861F INFOFRAME generation
  - CEA861.3 HDR and Mastering InfoFrame as per DP1.4 specification
- Device configuration options
  - 8Mbit SPI flash for firmware binary image storage
  - AUX CH, I2C host interface
- Internal video pattern generator
  - Configurable through DPCD registers
- EMI reduction support
  - Spread spectrum for DP input
  - Scrambler for DP input and HDMI2.0a output
- Low power operation
  - 570 mW in protocol converter operation
  - 11 mW sleep mode operation
  - 4 mW in Connected Standby operation
- ESD specification
  - ESD: +/-2 KV HBM, 500 V CDM
  - ESD: +/-6.5 KV HBM connector facing pins
- Package
  - 64 LFBGA (7 x 7 mm)
- Power supply voltages
  - 3.3 V I/O; 1.2 V core

## Applications

- Notebook, Tablet Accessories (USB Type-C dongles, docking stations)
- TV, Signage, Game consoles, STB

**Figure 1. MCDP2900 block diagram**



### 1. Description

The MCDP2900 is a power-optimized DisplayPort1.4-to-HDMI2.0a converter, targeted for enabling USB Type-C DP Alt mode on TVs, Game consoles and other consumer equipment as well as for mobile PC and tablet accessory applications. This device functions as an active protocol converter with HDCP1.x/ HDCP2.2 repeater supporting HDR video quality for deep color media content playback.

MCDP2900 behaves as a DP branch device with a DP-to-HDMI transport protocol converter function and allows a DP or USB Type-C source to drive an HDMI2.0a sink device. The maximum TMDS character clock frequency supported is 600 Mchar/s (per HDMI2.0a specification).

The MCDP2900 operates with two power supply voltages: 1.2 V and 3.3 V. It consumes:

- 570 mW in protocol converter operation
- 11 mW sleep mode operation
- 4 mW in connected standby mode operation

The MCDP2900 has a DP1.4 receiver and an HDMI2.0a transmitter. The DP receiver supports up to 5.4Gbps/lane over 4 lanes. It supports DP SST transport format on its main link and Manchester-coded AUX signaling as the side band channel. The downstream HDMI TX port is HDMI2.0a specification compliant.

The MCDP2900 is capable of supporting Ultra High-Definition video formats with resolutions as high as 4096 x 2160 progressive @ 60 Hz (4K2Kp60Hz). It supports RGB/YCbCr video color formats with a color depth of 16 bpc (bits per component or 48 bits per pixel) as long as it fits within the DP and HDMI link bandwidth. This device also supports pixel encoding conversion from RGB or YCbCr444 to YCbCr420 and a YcbCr420 pass-through function. In addition, High Dynamic Range (HDR) with deep color up to 12bpc at 4Kp60Hz is supported through the conversion of RGB/YCbCr444 over DP link to YCbCr420 on the HDMI output with a horizontal expansion to CEA timings.

This device offers secure reception and transmission of high bandwidth digital audio and video content with HDCP1.3 and HDCP2.2 content protection for the upstream DP interface. It also has a repeater function for HDCP1.4 and HDCP2.2 for the downstream HDMI interface.

The MCDP2900 uses an external crystal of 27 MHz as a reference clock for its operation. An internal Power On Reset (POR) circuit senses the voltage on the reset input and provides the chip reset during system power-up. The device has an internal microcontroller with SPI, UART (debug only), and I2C system interface signals. It uses an external 8Mbit SPI flash memory for storing a secure signed firmware image with fail-safe recovery. Firmware updates of the SPI flash are done securely through the DP AUX\_CH or I2C, depending on the application.


## 2. Application overview

The target applications of MCDP2900 are the notebook, tablet accessories i.e., adaptors (dongles), docking stations and other AV accessories. MCDP2900 is also intended for enabling USB Type-C DP alternative mode for inside-the-box applications such as TVs, game consoles and other consumer equipment.

### 2.1. Adaptor application


In a dongle topology the MCDP2900 is part of the source side adaptor that plugs into a DP source device via a DisplayPort connector (e.g. full-size DP or mini-DP receptacle or USB-Type-C Alt-Mode receptacle on the upstream facing port). In the conventional DP-to-HDMI dongle application, MCDP2900 functions as a system master and operates as a protocol converter, an HDCP1.x repeater or an HDCP2.2 repeater. In a Type-C dongle design, a PD controller functions as the system master. The upstream source typically powers the dongle.

**Figure 2. MCDP2900 adaptor (dongle) use case**




### 2.2. Docking station application

In a docking station topology, the MCDP2900 is part of a larger system into which a DP source device plugs in via a custom connector or USB-Type-C Alt-Mode receptacle on the upstream facing port. In a docking station design the MCDP2900 typically co-exists with other system components such as the system host or PD controller, AV switch, and USB hub. In this application, the MCDP2900 functions as a protocol converter, an HDCP1.x repeater, or an HDCP2.2 repeater.



### 2.3. TV Application

A TV system featuring the USB Type-C connector supporting the DP Alt-mode requires a DP-to-HDMI protocol converter. The MCDP2900 is an ideal fit for such applications; it supports video resolution up to 4K60Hz with HDR video quality for deep color media playback, end-to-end HDCP2.2 content protection, and CEC tunneling over DP for single-point remote-control access for all connected devices.




### 3. BGA footprints and pin list

The ball grid array (BGA) diagrams give the allocation of pins to the package, shown from the top looking down using the PCB footprint.

Some signal names in BGA diagrams have been abbreviated. Refer to the pin list for full signal names sorted by pin number.

**Figure 3. MCDP2900 BGA diagram**



Reference: bobcat\_pinlist\_ballmap.xlsx revision 1r5 dated June 3, 2013

### 3.1. Signal mapping sorted by ball (pin) number

**Table 1. Pin list**

Pin number	Net name
A1	DPRX_L3N
A2	DPRX_L3P
A3	DPRX_L2N
A4	DPRX_L2P
A5	DPRX_L1N
A6	DPRX_L1P
A7	DPRX_L0N
A8	DPRX_L0P
B1	DPRX_HPD_OUT
B2	VDD33_RX
B3	GND
B4	VDD12_RX
B5	VDD12_RX
B6	GND
B7	VDD12_PLL
B8	EXT_RESETN
C1	SPI_CSN
C2	SPI_DI
C3	GPIO1_33
C4	VDD33_RX

Pin number	Net name
C5	VDD33_AUX
C6	R_EXT
C7	DPRX_AUXP
C8	DPRX_AUXN
D1	SPI_DO
D2	SPI_CLK
D3	VDD33_IO
D4	GND
D5	GND
D6	VDD12_DIG
D7	UART_TX
D8	GND
E1	HDMITX_DDC_SCL
E2	SPI_WPN
E3	VDD33_IO
E4	GND
E5	GND
E6	I2C_SDA
E7	UART_RX
E8	XTAL
F1	HDMITX_DDC_SDA
F2	HDMITX_CEC
F3	GPIO2_33

Pin number	Net name
F4	VDD12_OSC
F5	VDD12_DIG
F6	I2C_SCL
F7	C_EXT
F8	TCLK
G1	HDMITX_HPD_IN
G2	VDD33_TX
G3	GND
G4	VDD33_TX
G5	VDD12_TX
G6	GND
G7	VDD12_TX
G8	VDD12ON
H1	HDMITX_CLKN
H2	HDMITX_CLKP
H3	HDMITX_CH0N
H4	HDMITX_CH0P
H5	HDMITX_CH1N
H6	HDMITX_CH1P
H7	HDMITX_CH2N
H8	HDMITX_CH2P

## 4. Connections

### 4.1. Pin list

I/O Legend: I = Input; O = Output; P = Power; G = Ground; I/O = Bi-direction; AI = Analog Input

*Note:* Some pins can have multiple functionalities, which are configured under register control. The alternate functionality for each pin is listed in the Description column.

**Table 2. DisplayPort receiver pins**

Pin	Assignment	I/O	VDD Domain	Description
A1	DPRX_L3N	I	1.2V	DisplayPort receiver main link Lane 3 negative analog input. Main Link receiver pins (DPRX_LxN or DPRX_LxP where N = 0 ~ 3) and AUX CH pins of MCDP2900 are internally terminated to 1.2V power rail. Therefore external AC-coupling capacitors are required for DPRX Main LInk and AUX CH pins.
A2	DPRX_L3P	I	1.2V	DisplayPort receiver main link Lane 3 positive analog input.
A3	DPRX_L2N	I	1.2V	DisplayPort receiver main link Lane 2 negative analog input.
A4	DPRX_L2P	I	1.2V	DisplayPort receiver main link Lane 2 positive analog input.
A5	DPRX_L1N	I	1.2V	DisplayPort receiver main link Lane 1 negative analog input.
A6	DPRX_L1P	I	1.2V	DisplayPort receiver main link Lane 1 positive analog input.
A7	DPRX_L0N	I	1.2V	DisplayPort receiver main link Lane 0 negative analog input.
A8	DPRX_L0P	I	1.2V	DisplayPort receiver main link Lane 0 positive analog input.
C7	DPRX_AUXP	I/O	3.3V	DisplayPort receiver auxiliary channel positive analog input/output.
C8	DPRX_AUXN	I/O	3.3V	DisplayPort receiver auxiliary channel negative analog input/output.
B1	DPRX_HPD_OUT	O	3.3V	To the upstream HPD signal pin (DP source), to be externally pulled down (100K Ω).

Pin	Assignment	I/O	VDD Domain	Description
C6	R_EXT	I/O	1.2V	Termination calibration reference resistor; 249 Ω 1% resistor must be connected from this pin to VDD12_RX.

**Table 3. HDMI output pins**

Pin	Assignment	I/O	VDD Domain	Description
H1	HDMITX_CLKN	O	3.3V	HDMI transmitter CLOCK_N to TX connector.
H2	HDMITX_CLKP	O	3.3V	HDMI transmitter CLOCK_P to TX connector.
H3	HDMITX_CH0N	O	3.3V	HDMI transmitter DATA0_N to TX connector.
H4	HDMITX_CH0P	O	3.3V	HDMI transmitter DATA0_P to TX connector.
H5	HDMITX_CH1N	O	3.3V	HDMI transmitter DATA1_N to TX connector.
H6	HDMITX_CH1P	O	3.3V	HDMI transmitter DATA1_P to TX connector.
H7	HDMITX_CH2N	O	3.3V	HDMI transmitter DATA2_N to TX connector.
H8	HDMITX_CH2P	O	3.3V	HDMI transmitter DATA2_P to TX connector.
E1	HDMI_DDC_SCL	O	3.3V, 5V TOL	HDMI TX DDC I2C master SCL. 3.3 V logic level, 5 V tolerant. Open drain, to be externally pulled up to DDC5V via a 1.5K ~ 2.2K Ω resistor.
F1	HDMI_DDC_SDA	I/O	3.3V, 5V TOL	HDMI TX DDC I2C master SDA. 3.3 V logic level, 5 V tolerant. Open drain, to be externally pulled up to DDC5V via a 1.5K ~ 2.2K Ω resistor.
F2	HDMITX_CEC	I/O	3.3V, 5V TOL	CEC input. 3.3 V open drain IO. Connect to HDMI CEC pin, to be externally pulled up to 3.3 V via 27K Ω resistor as per HDMI1.4b specification. Use external 27K Ω pull up when CEC is not used.

Pin	Assignment	I/O	VDD Domain	Description
G1	HDMITX_HDP_IN	I	3.3V, 5V TOL	3.3 V logic level, 5 V tolerant input from HDMI connector. To be externally pulled down via 20K Ω resistor.

Note: *HDMI TX output is terminated at the receiver through a 50 ohm resistor.*

**Table 4. System interface pins**

Pin	Assignment	I/O	VDD Domain	Reset State	Description
B8	EXT_RESETN	I	3.3 V	Input	Power-ON chip reset (active low) input signal, to be pulled up to 3.3V power rail via 2.2K Ω +/- 10% resistor as shown in Figure 8.
E8	XTAL	I/O	1.2V	NA	Connect to 27MHz crystal with 22pF to VDD12_OSC as shown in figure 5.
F8	TCLK	I/O	1.2V	NA	Connect to 27 MHz crystal with 22pF to VDD12_OSC as shown in Figure 5.
F7	C_EXT	O	3.3V	NA	Capacitor for filtering internal 2.5V LDOR. Connect to GND through 2.2uF capacitor.
G8	VDD12ON	O	3.3 V	Logic 1, output	1.2V power control signal to control external 1.2V power as shown in figure 1. Reset State definition assumes 3.3V Rail is ramped up to full voltage. Currently VDD12ON is not used.
E6	I2C_SDA	IO	3.3 V	Input, Internal PU	Host I2C interface data line up to 400kbps. Programmable Slew Rate and Drive Strength when this is being used as a GPIO.
F6	I2C_SCL	I	3.3 V	Input, internal PU	Host I2C interface clock line up to 400 kbps. Programmable Slew Rate and Drive Strength when this is being used as a GPIO.
C3	GPIO1_33	IO	3.3 V	Input, Internal PD	3.3V General purpose input/output with programmable slew rate and drive control. Internal PD 50K Ohm.
F3	GPIO2_33	I/O	3.3V	Input, internal PD	3.3V General purpose input/output with programmable slew rate and drive control. Internal PD 50K Ohm.
C1	SPI_CSN	O	3.3 V	Input, Internal PU	Serial peripheral interface chip select. Programmable Slew Rate and Drive Strength.
C2	SPI_DI	I	3.3 V	Input, Internal PD	Serial peripheral interface data input.
D1	SPI_DO	O	3.3 V	Input, Internal PD	Serial peripheral interface data output. Programmable Slew Rate and Drive Strength.

Pin	Assignment	I/O	VDD Domain	Reset State	Description
D2	SPI_CLK	O	3.3 V	Input, Internal PD	Serial peripheral interface clock. Programmable Slew Rate and Drive Strength.
E2	SPI_WPN	O	3.3 V	Input, Internal PU	Serial peripheral interface write protect. Programmable Slew Rate and Drive Strength.
D7	UART_TX	O	3.3 V	Input, Internal PU	Universal asynchronous serial Tx output. Programmable Slew Rate and Drive Strength.
E7	UART_RX	I	3.3 V	Input, Internal PU	Universal asynchronous serial Rx input. Internal PU can be changed to Internal PD by register program.

**Table 5. Power and ground pins**

Pin	Assignment	Voltage Level	Description
B2, C4	VDD33_RX	3.3 V	DisplayPort RX analog power
B4, B5	VDD12_RX	1.2 V	DisplayPort RX analog power
C5	VDD33_AUX	3.3 V	DisplayPort AUX power
B7	VDD12_PLL	1.2 V	PLL analog power
F4	VDD12_OSC	1.2 V	Oscillator circuit power
G2, G4	VDD33_TX	3.3 V	HDMI TX analog power
G5, G7	VDD12_TX	1.2 V	HDMI TX analog power
D6, F5	VDD12_DIG	1.2 V	Core and 1.2V IO power
D3, E3	VDD33_IO	3.3 V	3.3V IO power
B3, B6, D4, D5, E4, E5, G3, G6, D8	GND	GND	Power return for all supplies

## 4.2. Bootstrap configuration

DC levels on the bootstrap pins shown below are latched during the de-asserting edge of power-on reset (EXT\_RESETN goes HIGH). The levels specified below must be adhered to for the normal function of the device.


**Table 6. Bootstrap configuration**

Bootstrap signal name	Internal PU/PD	Assignment	Function
Bootstrap '0'	PULLUP	UART_TX (D7)	RESERVED. Leave as NC.
Bootstrap '1'	PULLUP	SPI_WPN (E2)	RESERVED. Leave as NC.
Bootstrap '2'	PULLDN	SPI_CLK (D2)	RESERVED. Leave as NC.
Bootstrap '3'	PULLDN	SPI_DO (D1)	RESERVED. Leave as NC.
Bootstrap '4'	PULLUP	SPI_CSN (C1)	RESERVED. Leave as NC.
Bootstrap '5'	PULLDN	GPIO1_33 (C3)	Can be used for customized application configuration.
Bootstrap '6'	PULLDN	GPIO2_33 (F3)	Can be used for customized application configuration.

*Note: When the pin corresponding to a specific bootstrap is left NC, the pin takes the value of the assigned by the internal PULLUP (Level 1) or PULLDN (Level 0). The internal resistor used is around 50 k Ω. To select a non-default value on a bootstrap, an external PULLUP or PULLDN resistor tied to the opposite direction that overcomes the internal PULLUP or PULLDN needs to be used.*

#### 4.3. EXT\_RESETN connection

The EXT\_RESETN pin must be pulled up to 3.3 V via a 2.2 Kohm +/- 10% resistor as shown below. The chip also supports an active low, external reset pulse to EXT\_RESETN allowing a system host controller to reset the system. The recommended way to drive EXT\_RESETN is through an open-drain output. Alternately, if an open-drain output is not available, the series resistor shown in the figure below is required.


**Figure 4. EXT\_RESETN Connection to MCDP2900**

### 5. Package

Package type: LFBGA (7x7x1.4 mm, 64, F8x8, Pitch 0.8, Ball 0.4)

#### 5.1. Package drawing

Figure 5. MCDP2900 package drawing



## 5.2. LFBGA 7 x 7 dimensions

Table 7. MCDP2900 package dimensions

REF.	DIMENSIONS			DRAWING (mm)			NOTES
	DATABOOK (mm)						
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
A			1.4			1.24	(1)
A1	0.25			0.25	0.30	0.35	
A2		0.29		0.24	0.28	0.32	
A4			0.60	0.57	0.585	0.60	
b	0.35	0.40	0.45	0.35	0.40	0.45	(2)
D	6.95	7.00	7.05	6.95	7.00	7.05	
D1		5.60			5.60		
E	6.95	7.00	7.05	6.95	7.00	7.05	
E1		5.60			5.60		
e		0.80			0.80		
Z		0.70			0.70		
odd			0.08			0.06	
eee			0.09			0.09	(4)
fff			0.05			0.05	(5)


## NOTES:

- (1) - LFBGA stands for Low profile Fine Pitch Ball Grid Array.  
 - Thin profile:  $1.00\text{mm} < A \leq 1.20\text{mm}$  / Fine pitch:  $e < 1.00\text{mm}$  pitch.  
 - The total profile height (Dim A) is measured from the seating plane to the top of the component.  
 - The maximum total package height is calculated by the following methodology:  
 $A_{Max} = A1\_{Typ} + A2\_{Typ} + A4\_{Typ} + (A1^2 + A2^2 + A4^2 \text{ tolerance values})$
- (2) - The typical ball diameter before mounting is 0.40mm.
- (3) - LFBGA with 0.40mm pitch is not yet registered into JEDEC Publications.
- (4) - The tolerance of position that controls the location of the pattern of balls with respect to datums A and B.  
 For each ball there is a cylindrical tolerance zone eee perpendicular to datum C and located on true position with respect to datums A and B as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone.
- (5) - The tolerance of position that controls the location of the balls within the matrix with respect to each other.  
 For each ball there is a cylindrical tolerance zone fff perpendicular to datum C and located on true position as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone.  
 Each tolerance zone fff in the array is contained entirely in the respective zone eee above.  
 The axis of each ball must lie simultaneously in both tolerance zones.
- (6) - The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metallized markings, or other feature of package body or integral heatslug.  
 A distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.

## 5.4. Marking field template and descriptors

The MCDP2900 marking template is shown below:

**Figure 6. Marking template**



Field descriptors are shown below.

**Table 8. Field descriptors**

Field	Description	Marking
A	Standard MegaChips logo	MegaChips
B	Product code	MCDP2900A2
C	2-character diffusion plant code	VQ
D	3-digit wafer start date	"YWW"
E	3-character FE sequence code	"ABC"
F	2-character assembly plant code	99
G	3-character BE sequence code	"XYZ"
H	Optional marking	FX or <blank>
I	3-character country of origin code	MYS
J	2-character test plant code	8U
K	1-digit assembly year	"Y"
L	2-digit assembly week	"WW"
M	Ball A1 identifier	a DOT

## 5.5. Classification reflow profile

Please refer to the DisplayPort Application Note: Classification reflow profile for SMD devices (C0353-APN-06) for reflow diagram and details.

## 6. Electrical specifications

### 6.1. Absolute maximum ratings

Applied conditions greater than those listed under “Absolute maximum ratings”, may cause permanent damage to the device. The device should never exceed absolute maximum conditions since it may affect device reliability.

**Table 9. Absolute maximum ratings**

Parameter	Symbol	Min	Typ	Max	Units
3.3 V supply voltages <sup>(1,2)</sup>	V <sub>VDD_3.3</sub>	-0.3	3.3	3.96	V
1.2 V supply voltages <sup>(1,2)</sup>	V <sub>VDD_1.2</sub>	-0.3	1.2	1.44	V
Input voltage tolerance for 3.3 V, 5 V tolerant I/O pins	V <sub>IN5tol</sub>	-0.3		5.5	V
Input voltage tolerance for 3.3 V I/O pins	V <sub>IN3V3</sub>	-0.3		3.75	V
ESD – Human Body Model (HBM)[ JESD22-A114 spec] For all pins	V <sub>ESD</sub>	-	-	+/- 2.0	kV
ESD – Human Body Model (HBM) [IEC61000-4 spec] For DP and HDMI connector-facing pins	V <sub>ESD</sub>	-	-	+/- 6.5	kV
ESD – Charged Device Model (CDM) [JESD22-C101 spec]	V <sub>ESD</sub>	-	-	+/- 500	V
Latch-up [JESD78 spec]	I <sub>LA</sub>	-	-	+/- 100	mA
Ambient operating temperature	T <sub>A</sub>	0	-	70	°C
Storage temperature	T <sub>STG</sub>	-40	-	150	°C
Operating junction temperature	T <sub>J</sub>	0	75	125	°C
Thermal resistance (Junction to Ambient) <sup>(3)</sup>	θ <sub>JA</sub>	-	-	37.6	°C/W
Thermal resistance (Junction to Case) <sup>(3)</sup>	θ <sub>JC</sub>	-	-	18.8	°C/W
Peak IR reflow soldering temperature	T <sub>SOL</sub>	-	-	260	°C


*Note 1: All voltages are measured with respect to GND.*

*Note 2: Absolute maximum voltage ranges are for transient voltage excursions.*

*Note 3: These are simulated results under the following conditions – Four layer JEDEC PCB, no heat spreader, Air flow = 0 m/s.*

### 6.2. Power connections

**Figure 7. Recommended Power supply connections for MCDP2900**



### 6.3. DC characteristics

**Table 10. DC characteristics**

Parameter	Symbol	Min	Typ	Max	Units
3.3 V supply voltages (analog and digital)	V <sub>VDD_1.8</sub>	3.14	3.3	3.47	V
1.2 V supply voltages (analog and digital)	V <sub>VDD_1.2</sub>	1.14	1.2	1.26	V
<b>Power</b>					
<b>Protocol converter Mode</b> Measurement condition: Nominal corner, 25°C, Nominal power supply 4k x 2k / 60 Hz 4L HBR2-to-HDMI test pattern: ON-OFF			482	570	mW
4k x 2k / 30 Hz 4L HBR2-to-HDMI test pattern: ON-OFF			413	480	mW
1920 x 1080 / 60 Hz 4L HBR2-to-HDMI test pattern: ON-OFF			380	440	mW
<b>Sleep</b>			11		mW
<b>Connected Standby</b>			4		mW
<b>Supply Current</b>					
<b>Measurement conditions:</b> Nominal corner, 25°C, Nominal power supply 4k x 2k @60 MHz 4L HBR to HDMI2.0a VDD (analog and digital) 3.3V VDD (analog and digital) 1.2V			25 332	27 390	mA

Note: Ripple amplitude for power supplies should be 30 mV or lower with max ripple freq up to 30 MHz.

**Table 11. IO DC characteristics**

Parameter	Symbol	Min	Typ	Max	Unit
<b>Inputs 3.3 V IO signals, 5 V tolerant open drain type</b>					
High voltage	V <sub>IH</sub>	2.0		5.5	V
Low voltage	V <sub>IL</sub>	-0.3		0.8	V
Input Hysteresis voltage	V <sub>HYST</sub>	300			mV
High current (V <sub>IN</sub> = 3.3 V)	I <sub>IH</sub>			+/- 10	µA
Low current (V <sub>IN</sub> = 0.8 V)	I <sub>IL</sub>			+/- 10	µA
Input capacitance	C <sub>IN</sub>		5		pF
<b>Outputs 3.3 V IO signals, 5 V tolerant open drain type</b>					
Low Current (V <sub>OOL</sub> = 0.2 V)	I <sub>OOL</sub>	4			mA
Tri-state leakage current	I <sub>OZ</sub>			10	µA
<b>VDD12ON Output</b>					
Output Low Voltage (I <sub>OOL</sub> =0.25mA)	V <sub>OOL</sub>			0.4	V
Output High Voltage(I <sub>OIH</sub> =0.25mA)	V <sub>OIH</sub>	2.9			V
Low Level output Current	I <sub>OOL</sub>	0.25			
High Level Output Current	I <sub>OIH</sub>	0.25			
<b>Inputs 3.3 V IO signals, 3.3 V tolerant, TRISTATE</b>					
High voltage	V <sub>IH</sub>	2.0			V
Low voltage	V <sub>IL</sub>			0.8	V
Input Hysteresis voltage	V <sub>HYST</sub>	300			mV
High current (V <sub>IN</sub> = 3.3 V)	I <sub>IH</sub>			+10	µA
Low current (V <sub>IN</sub> = 0.8 V)	I <sub>IL</sub>			+10	µA
Input capacitance	C <sub>IN</sub>		1.0		pF
<b>Outputs 3.3 V IO signals, 3.3 V tolerant, TRISTATE</b>					
Output Impedance, V <sub>OOL</sub> =0.3V	R <sub>out</sub>		50		Ω
Tri-state leakage current	I <sub>OZ</sub>			+10	mA

### 6.4. AC characteristics

**Table 12. Maximum speed of operation**

Clock domain	Max speed of operation
Reference Input Clock (TCLK)	27 MHz
Reference Internal Clock (RCLK)	324 MHz
On-Chip Microcontroller Clock (OCLK)	150 MHz
2-Wire Serial Slave (SLAVE_SCL)	400 kHz
DDC Master (MSTRx_SCL)	400 kHz
SPI Clock	50 MHz

#### 6.4.1. DisplayPort receiver

**Table 15. DisplayPort receiver characteristics**

Parameter	Symbol	Min	Typ	Max	Units	Comments
Receiver operating range						
Differential Input Voltage Range	$V_{RX\_DIF\_PP\_RANGE}$		0.04~1		V	
RX Termination Control Range	$R_{RX\_TERM\_RANGE}$		80 ~120		ohm	
DisplayPort receiver system parameters						
HBR2 unit interval (5.4Gbps)	$UI_{HBR2}$		185		ps	
HBR unit interval (2.7Gbps)	$UI_{HBR}$		370		ps	
RBR unit interval (1.62Gbps)	$UI_{RBR}$		617		ps	
Link clock down spreading		0		0.5	%	Modulation frequency range of 30 kHz to 33 kHz
DisplayPort receiver TP3 parameters						
Receiver Eye TP3 RBR	$T_{RBR\_EYE\_TP3}$	0.25			UI	@ 40mV V_diff_pp
Receiver Eye TP3_EQ HBR	$T_{HBR\_EYE\_TP3EQ}$	0.4			UI	@ 135mV V_diff_pp
Receiver Eye TP3_EQ HBR2	$T_{HBR2\_EYE\_TP3EQ}$	0.3			UI	@ 70mV V_diff_pp
Lane intra-pair skew tolerance	$T_{SKEW\_INTRA\_RBR}$			260	ps	Skew contribution from the cable in addition to the stressed EYE at TP3.
	$T_{SKEW\_INTRA\_HBR}$			60	ps	
	$T_{SKEW\_INTRA\_HBR2}$			50	ps	

Parameter	Symbol	Min	Typ	Max	Units	Comments
Target bit error rate $10^{-9}$						
Non-ISI at 1.62 Gbps	T <sub>RX_Non-ISI_RBR</sub>			0.180	UI	1.62Gbps signal @ TP3
TJ at 1.62 Gbps	T <sub>RX_TJ_RBR</sub>			0.750	UI	1.62Gbps signal @ TP3
Non-ISI at 2.7 Gbps	T <sub>RX_Non-ISI_HBR</sub>			0.330	UI	2.7Gbps signal @ TP3_EQ
TJ at 2.7 Gbps	T <sub>RX_TJ_HBR</sub>			0.491	UI	2.7 Gbps signal @ TP3_EQ
DJ at 5.4 Gbps	T <sub>RX_DJ_HBR2</sub>			0.49	UI	5.4 Gbps signal @ TP3_EQ
TJ at 5.4 Gbps	T <sub>RX_TJ_HBR2</sub>			0.62	UI	5.4 Gbps signal @ TP3_EQ
AUX parameters						
Differential Input Voltage Range	V <sub>AUX_RX_DIF_RANGE</sub>		0.14~1		V	
RX Termination Control Range	R <sub>AUX_TERM_RANGE</sub>		40~60		ohms	
AUX TX peak-peak Range	V <sub>AUX_TX_DIF_PP</sub>		0~1		V	7.8125mV/step in 128 steps

### 6.4.2. HDMI transmitter I/O specifications

**Table 13. HDMI transmitter DC specifications**

Parameters	Symbol	Min	Typ	Max	Unit	Comments
Differential output: single ended swing amplitude	V <sub>TX_PP</sub>	0.4	0.5	0.6	V	
Differential output: Differential swing amplitude	V <sub>TX_DIF_PP</sub>	0.8	1	1.2	V	
Differential high level output	V <sub>TX_DIF_HIGH</sub>	3.12	3.3	3.49	V	
Differential low level output	V <sub>TX_DIF_LOW</sub>	3.12		3.49	V	

**Table 14. HDMI transmitter AC characteristics**

Parameters	Symbol	Min	Typ	Max	Unit	Comments
TMDS Character Clock	$f_{TX\_CHR\_CLK}$	25		600	MHz	Programmable
Differential Output Voltage	$V_{TX\_DIF\_PP}$	0		1200	mV	In 128 steps
TX Edge Rate	$t_{TX\_ER}$	75		145	pS	1V $V_{TX\_DIF\_PP}$ and Preemphasis at 0dB in 8 steps
TX Pre-Emphasis Level	$A_{PREMPH}$	0		6	dB	1V $V_{TX\_DIF\_PP}$ in 16 steps
TX Termination Control Range	$R_{TX\_TERM\_RANGE}$	100		600	ohms	Programmable Termination
TX Jitter <1.65Gbps for Pattern D10.2	$T_{TX\_J\_D102\_LF}$			60	pS	
TX Jitter <1.65Gbps for Pattern <sub>PRBS7</sub>	$T_{TX\_J\_PRBS7\_LF}$			70	pS	
TX Jitter >1.65Gbps, < 3.4Gbps for Pattern <sub>D10.2</sub>	$T_{TX\_J\_D102\_MF}$			35	pS	
TX Jitter >1.65Gbps, < 3.4Gbps for Pattern <sub>PRBS7</sub>	$T_{TX\_J\_PRBS7\_MF}$			45	pS	
TX Jitter >3.4Gbps for Pattern <sub>D10.2</sub>	$T_{TX\_J\_D102\_HF}$			30	pS	
TX Jitter >3.4Gbps for Pattern <sub>PRBS7</sub>	$T_{TX\_J\_PRBS7\_HF}$			35	pS	

### 6.4.3. I2C interface timing


**Table 15. I2C interface timing**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{SCL}$	SCL clock rate	Fast mode	0	-	400	kHz
$t_{HD-STA}$	Hold time START	After this period, the 1 <sup>st</sup> clock starts	1.2	-	-	μs
$t_{LOW}$	Low period of clock	SCL	1.3	-	-	μs
$t_{HIGH}$	High period of clock	SCL	1.2	-	-	μs
$T_{su;STA}$	Set up time for a repeated START		1.2	-	-	μs
$t_{HD;DAT}$	Data hold time	For master	0.7	-	0.9 <sup>(1)</sup>	μs
$t_{SU;DAT}$	Data setup time		380	-	-	ns
$T_{BUF}$	Bus free time between STOP		1.3	-	-	μs

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
	and START					
$C_b$	Capacitance load for each bus line		-	100	400	pF
$t_r$	Rise time		220	-	300	ns
$t_f$	Fall time		60	-	300	ns
$V_{nh}$	Noise margin at high level		0.25VD D	-	-	V
$V_{nl}$	Noise margin at low level		0.2VDD	-	-	

Note 1: The maximum  $t_{HD;DAT}$  only has to be met if the device does not stretch the low period  $t_{LOW}$  of the SCL signal. In the diagram below, S = start, P = stop, Sr = Repeated start, and SP= Repeated stop conditions.

Figure 8. I2C timing



#### 6.4.4. SPI interface timing

The table below specifies the typical SPI\_CLK output frequency and the minimum requirements of the interface between the SPI NOR Flash device and the MCDP2900 SPI interface.

**Table 16. SPI interface timing**

Symbol	Parameter	Min	Typ	Max	Units
F <sub>CLK</sub>	SPI_CLK output clock frequency		50		MHz
T <sub>SCKH</sub>	Serial clock high time		20		ns
T <sub>SCKL</sub>	Serial clock low time		20		ns
T <sub>R_SPI_CLK</sub>	SPI_CLK rise time @10mA drive 10pF load			2.8	ns
T <sub>F_SPI_CLK</sub>	SPI_CLK fall time @10mA drive 10pF load			3.2	ns
T <sub>CSN_SU</sub>	CSN output setup time requirement	7			ns
T <sub>CSN_HLD</sub>	CSN output hold time requirement	7			ns
T <sub>DO_PD</sub>	Data Output propagation delay			6	ns
T <sub>DI_SU</sub>	Data Input setup time	3			ns
T <sub>DI_HLD</sub>	Data Input hold time	5			ns

### 7. Ordering information

**Table 17. Order codes**

Part number	Description
MCDP2900A2	64 LFBGA (7x7x1.4 mm) in Tray
MCDP2900A2T	64 LFBGA (7x7x1.4 mm) in Tape & Reel
MCDP2900A2 FX	64 LFBGA (7x7x1.4 mm) in Tray

## 8. Revision history

**Table 18. Document revision history**

Date	Revision	Changes
16-MAY-2016	A	Initial version.

### Notice

Semiconductor products may possibly experience breakdown or malfunction. Adequate care should be taken with respect to the safety design of equipment in order to prevent the occurrence of human injury, fire or social loss in the event of breakdown or malfunction of semiconductor products.

The overview of operations and illustration of applications described in this document indicate the conceptual method of use of the semiconductor product and do not guarantee operability in equipment in which the product is actually used.

The names of companies and trademarks stated in this document are registered trademarks of the relevant companies.

MegaChips Co. provides no guarantees nor grants any implementation rights with respect to industrial property rights, intellectual property rights and other such rights belonging to third parties or/and MegaChips Co. in the use of products and of technical information including information on the overview of operations and the circuit diagrams that are described in this document.

The product described in this document may possibly be considered goods or technology regulated by the Foreign Currency and Foreign Trade Control Law. In the event such law applies, export license will be required under said law when exporting the product. This regulation shall be valid in Japan domestic.

In the event the intention is to use the product described in this document in applications that require an extremely high standard of reliability such as nuclear systems, aerospace equipment or medical equipment for life support, please contact the sales department of MegaChips Co. in advance.

All information contained in this document is subject to change without notice.

Copyright © 2016 MegaChips Corporation All rights reserved

### Contact

**MegaChips Corporation**  
**Head Quarters**  
1-1 Miyahara, Yodogawa-ku Osaka 532-0003, Japan  
TEL: +81-6-6399-2884

**MegaChips Corporation**  
**Tokyo Office**  
17-6 Ichiban-cho, Chiyoda-ku, Tokyo 102-0082, Japan  
TEL: +81-3-3512-5080

**MegaChips Corporation**  
**Makuhari Office**  
1-3 Nakase Mihamachi Chiba 261-8501, Japan  
TEL: +81-43-296-7414

**MegaChips Corporation**  
**San Jose Office**  
2033 Gateway Place, Suite 400, San Jose, CA 95110 U.S.A.  
TEL: +1-408-570-0555

**MegaChips Corporation**  
**India Branch** 17th Floor, Concorde Block UB City,  
Vittal Mallya Road, Bangalore 560-001, India  
TEL: +91-80-4041-3999

**MegaChips Corporation**  
**Taiwan Branch**  
RM. B 2F, Worldwide House, No.129,  
Min Sheng E. Rd., Sec. 3, Taipei 105, Taiwan  
TEL: +886-2-2547-1297

**MegaChips Corporation**  
**Tainan Office**  
RM. 2, 8F, No.24, Da Qiao 2 Rd., Yong Kang Dist.,  
Tainan 710, Taiwan  
TEL: +886-6-302-2898

**MegaChips Corporation**  
**Zhunan Office**  
No.118, Chung-Hua Rd., Chu-Nan, Miao-Li 350, Taiwan  
TEL: +886-37-666-156

**MegaChips Corporation**  
**Shenzhen Office**  
Room 6307, Office Tower, Shun Hing Square, 5002  
Shen Nan Dong Road, Luohu District,  
Shenzhen 518000, P. R. China  
TEL: +86-755-3664-6990