

Helping Customers Innovate, Improve & Grow



Description

Vectron's VC-707 Crystal Oscillator is a quartz stabilized, differential output oscillator, operating off 3.3 volt supply, hermetically sealed 5x7 ceramic package.


Features

- 3.3V Operation
- Output Frequencies to 800MHz
- Differential Output
- Enable/Disable
- -10/70°C or -40/85°C Operation
- Hermetically Sealed 5x7 Ceramic Package
- Product is compliant to RoHS directive  and fully compatible with lead free assembly

Applications

- Storage Area Networking
- Telecom
- Ethernet, GE, SynchE
- Fiber Channel
- PON
- Driving A/D's, D/A's, FPGA's
- Test and Measurement
- Medical
- COTS

Block Diagram





Performance Specifications

Table 1. Electrical Performance, LVPECL Option

Parameter	Symbol	Min	Typical	Maximum	Units
Supply					
Voltage ¹	V _{DD}	3.15	3.3	3.45	V
Current (No Load)	I _{DD}			100	mA
Frequency					
Nominal Frequency ²	f _N	270		800	MHz
Stability ^{2,3} (Ordering Options)		±20, ±25, ±32, ±50, ±100			ppm
Outputs					
Output Logic Levels ⁴ , -10/70°C Output Logic High Output Logic Low	V _{OH} V _{OL}	V _{DD} -1.025 V _{DD} -1.810		V _{DD} -0.880 V _{DD} -1.620	V
Output Logic Levels ⁴ , -40/85°C Output Logic High Output Logic Low	V _{OH} V _{OL}	V _{DD} -1.085 V _{DD} -1.830		V _{DD} -0.880 V _{DD} -1.555	V
Output Rise and Fall Time ⁴ Rise Time Fall Time	t _R /t _F			600 600	ps ps
Output Load		50 ohms to V _{DD} -1.3V			
Duty Cycle ⁵		45	50	55	%
Jitter (12 kHz - 20 MHz BW)155.52MHz ⁶	ϕJ		2		ps
Period Jitter ⁷ RMS P/P	ϕJ		4 30		ps ps
Enable/Disable					
Output Enabled ⁸ Output Disabled	V _{IH} V _{IL}	0.7*V _{DD}		0.3*V _{DD}	V V
Enable/Disable Leakage Current				±200	uA
Start-Up Time	t _{SU}			10	ms
Operating Temp. (Ordering Option)	T _{OP}	-10/70 or -40/85			°C
Package Size		5.0 x 7.0 x 1.8 or 5.08x7.5x2.2			mm

1. The VC-707 power supply pin should be filtered, eg, a 0.1 and 0.01uf capacitor.
2. See Standard Frequencies and Ordering Information for more information.
3. Includes calibration tolerance, operating temperature, supply voltage variations,, aging and IR reflow.
4. Figure 2 defines these parameters and Figure 1 defines the test circuit.
5. Duty Cycle is defines as the On/Time Period.
6. Measured using an Agilent E5052, 155.520MHz. Please see "Typical Phase Noise and Jitter Report for the VC-706 series".
7. Measured using a LeCroy 8600, 25K samples.
8. Outputs will be Enabled if Enable/Disable is left open.



Performance Specifications

Table 2. Electrical Performance, LVDS Option

Parameter	Symbol	Min	Typical	Maximum	Units
Supply					
Voltage ¹	V _{DD}	3.15	3.3	3.45	V
Current (No Load)	I _{DD}			60	mA
Frequency					
Nominal Frequency ²	f _N	260		800.000	MHz
Stability ^{2,3} , (Ordering Options)		±20, ±25, ±32, ±50, ±100			ppm
Outputs					
Output Logic Levels ⁴ Output Logic High Output Logic Low	V _{OH} V _{OL}	0.9	1.40 1.10	1.6	V
Differential Output		247	330	454	mV
Differential Output Error				50	mV
Offset Voltage		1.125	1.25	1.375	V
Offset Voltage Error				50	mV
Output Leakage Current				10	uA
Output Load		100 ohms differential			
Output Rise and Fall Time ⁴ Rise Time Fall Time	t _R /t _F			600 600	ps ps
Duty Cycle ⁵		45	50	55	%
Jitter (12 kHz - 20 MHz BW)155.52MHz ⁶	ϕJ		2		ps
Period Jitter ⁷ RMS P/P	ϕJ		4 30		ps ps
Enable/Disable					
Output Enabled ⁸ Output Disabled	V _{IH} V _{IL}	0.7*V _{DD}		0.3*V _{DD}	V V
Enable/Disable Leakage Current				±200	uA
Start-Up Time	t _{SU}			10	ms
Operating Temp. (Ordering Option)	T _{OP}	-10/70 or -40/85			°C
Package Size		5.0 x 7.0 x 1.8 or 5.08x7.5x2.2			mm

1. The VC-707 power supply pin should be filtered, eg, a 0.1 and 0.01uF capacitor.
2. See Standard Frequencies and Ordering Information for more information.
3. Includes calibration tolerance, operating temperature, supply voltage variations,, aging and IR reflow.
4. Figure 2 defines these parameters and Figure 3 defines the test circuit.
5. Duty Cycle is defines as the On/Time Period.
6. Measured using an Agilent E5052, 155.520MHz. Please see "Typical Phase Noise and Jitter Report for the VCC6 series".
7. Measured using a LeCroy 8600, 25K samples.
8. Outputs will be Enabled if Enable/Disable is left open.




Figure 3

Package and Pinout

Table 3. Pinout

Pin #	Symbol	Function
1	E/D or NC	Enable Disable or No Connection
2	E/D or NC	Enable Disable or No Connection
3	GND	Electrical and Lid Ground
4	f_o	Output Frequency
5	Cf_o	Complementary Output Frequency
6	V_{DD}	Supply Voltage

The Enable/Disable function is set at the factory on either pin 1 or pin 2 and is an ordering option




Figure 4 Package A Outline Drawing




Figure 5 Optional Package Outline Drawing

The VC-707 can be supplied in one of two package options and Figure 4 shows the primary package used. The pad layout and dimensions are identical and a reel would include only 1 of the two options




Figure 6 Pad Layout

LVPECL Application Diagrams




Figure 7 Standard PECL Output Configuration




Figure 8 Single Resistor Termination Scheme

Resistor values are typically 120 to 240 ohms for 3.3V operation.
Resistor values are typically 82 to 120 ohms for 2.5V operation.




Figure 9 Pull-Up Pull Down Termination

Resistor values are typically for 3.3V operation
For 2.5V operation, the resistor to ground is 62 ohms and the resistor to supply is 240 ohms

The VC-707 incorporates a standard PECL output scheme, which are un-terminated emitters as shown in Figure 7. There are numerous application notes on terminating and interfacing PECL logic and the two most common methods are a single resistor to ground, Figure 8, and a pull-up/pull-down scheme as shown in Figure 9. An AC coupling capacitor is optional, depending on the application and the input logic requirements of the next stage.

LVDS Application Diagrams




Figure 10 Standard LVDS Output Configuration




Figure 11 LVDS to LVDS Connection, Internal 100ohm

Some LVDS structures have an internal 100 ohm resistor on the input and do not need additional components.




Figure 12 LVDS to LVDS Connection External 100ohm and AC blocking caps

Some input structures may not have an internal 100 ohm resistor on the input and will need an external 100ohm resistor for impedance matching. Also, the input may have an internal DC bias which may not be compatible with LVDS levels, AC blocking capacitors can be used.

One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-terminated, and if it one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching into account. Load matching and power supply noise are the main contributors to jitter related problems.

Environmental and IR Compliance


Table 4. Environmental Compliance	
Parameter	Condition
Mechanical Shock	MIL-STD-883 Method 2002
Mechanical Vibration	MIL-STD-883 Method 2007
Temperature Cycle	MIL-STD-883 Method 1010
Solderability	MIL-STD-883 Method 2003
Fine and Gross Leak	MIL-STD-883 Method 1014
Resistance to Solvents	MIL-STD-883 Method 2015
Moisture Sensitivity Level	MSL1
Contact Pads	Gold over Nickel

IR Compliance

Suggested IR Profile

Devices are built using lead free epoxy and can be subjected to standard lead free IR reflow conditions shown in Table 5. Contact pads are gold over nickel and lower maximum temperatures can also be used, such as 220°C.

Parameter	Symbol	Value
PreHeat Time	t_s	200 sec Max
Ramp Up	R_{UP}	3°C/sec Max
Time above 217°C	t_L	150 sec Max
Time to Peak Temperature	t_{AMB-P}	480 sec Max
Time at 260°C	t_P	10 sec Max
Time at 240°C	t_{P2}	60 sec Max
Ramp down	R_{DN}	6°C/sec Max



Maximum Ratings, Tape & Reel

Absolute Maximum Ratings and Handling Precautions

Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional operation is not implied or any other excess of conditions represented in the operational sections of this data sheet. Exposure to absolute maximum ratings for extended periods may adversely affect device reliability.

Although ESD protection circuitry has been designed into the VC-707, proper precautions should be taken when handling and mounting, VI employs a Human Body Model and Charged Device Model for ESD susceptibility testing and design evaluation.

ESD thresholds are dependent on the circuit parameters used to define the model. Although no industry standard has been adopted for the CDM a standard resistance of 1.5kOhms and capacitance of 100pF is widely used and therefor can be used for comparison purposes.

Parameter	Symbol	Rating	Unit
Storage Temperature	T_{STORE}	-55/125	°C
Supply Voltage		-0.5 to 5.0	V
Enable Disable Voltage		-0.5 to $V_{DD}+0.5$	
ESD, Human Body Model		1000	V
ESD, Charged Device Model		1000	V

Table 7. Tape and Reel Information

Tape Dimensions (mm)					Reel Dimensions (mm)							
W	F	Do	Po	P1	A	B	C	D	N	W1	W2	#/Reel
16	7.5	1.5	4	8	180	2	13	21	50	17	21	200





Table 8. Standard Frequencies (MHz)

311.040	312.000	312.500	320.000	322.2656	332.000	333.000	350.000	400.000	446.000
472.000	500.000	600.000	622.080	625.000	644.5313	657.4219	666.5413	669.3236	669.3265
693.4829	693.750	700.000	779.5686						

Ordering Information



**Note: not all combination of options are available.
Other specifications may be available upon request.*

Example: VC-707-ECE-KAAN-622M080000

For Additional Information, Please Contact

USA:

Vectron International
267 Lowell Road Unit 102
Hudson, NH 03051
Tel: 1.888.328.7661
Fax: 1.888.329.8328

Europe:

Vectron International
Landstrasse, D-74924
Neckarbischofsheim, Germany
Tel: +49 (0) 3328.4784.17
Fax: +49 (0) 3328.4784.30

Asia:

Vectron International
68 Yin Cheng Road (C), 22nd Floor
One LuJiaZui
Pudong, Shanghai 200120, China
Tel: 86.21.6194.6886
Fax: 86.21.6194.6699

Disclaimer

Vectron International reserves the right to make changes to the product(s) and or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

Rev: 02/12/2014