

## **UVCJ Series** 5x7 mm, 3.3 Volt, LVPECL/LVDS, Clock Oscillators







- Integrated phase jitter of less than 1 ps from 12 kHz to 20 MHz
- Ideal for 10 and 40 Gigabit **Ethernet and Optical Carrier applications**







## SUGGESTED SOLDER PAD LAYOUT



## **Pin Connections**

PIN	FUNCTION Output Enable			
1				
2	N/C			
3	Ground			
4	Output1/ Q			
5	Output2/ Q			
6	+Vdd			

	Frequency Range	F							
		l '	0.75		700	MHz			
	Frequency Stability	∆F/F	(See Ordering Information)				See Note 1		
	Operating Temperature	TA	(See Ordering Information)						
	Storage Temperature	Ts	-55		+125	°C			
	Input Voltage	Vcc	3.135	3.3	3.465	٧			
	Input Current	Icc					See Note 2		
	0.75 MHz to 24 MHz				70/30	mA	LVPECL/LVDS		
	24 MHz to 700 MHz				100/60	mA	LVPECL/LVDS		
S	Symmetry (Duty Cycle)		40	50	60	%	@ 50% of waveform		
l ö	Load		50 Ohms to Vcc -2 VDC				LVPECL waveform		
cat			50 Ohm differential load				LVDS waveform		
ij	Rise/Fall Time	Tr/Tf		0.35	0.55	ns	At 20/80%		
န္တ	Logic "1" Level	Voh	Vcc -1.02			٧	LVPECL		
<u>a</u>	Logic "0" Level	Vol			Vcc -1.63	V	LVPECL		
tric	Phase Jitter	φJ							
Electrical Specifications	20 MHz to 175 MHz			0.35	1	ps RMS	Integrated 12 kHz - 20 MHz		
"	175 to 700 MHz			1	1.5	ps RMS	Integrated 12 kHz - 20 MHz		
	Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier		
	@ 19.44 MHz	-50	-80	-112	-140	-150	dBc/Hz		
	@ 155.52 MHz	-50	-80	-100	-125	-145	dBc/Hz		
	@ 250 MHz	-50	-80	-100	-124	-128	dBc/Hz		
	@ 622.08 MHz	-50	-80	-100	-118	-121	dBc/Hz		
	Differential Voltage	Vo	250	350		mV	Pk-Pk LVDS only		
	Enable/Disable Logic		CMOS high or Vcc - enables output Output Option B						
			CMOS low	or GND	- disables ou				
			PECL low,	Output Option S					
Ш									
Environmental	Mechanical Shock	Per MIL-STD-202, Method 213, Condition C							
	Vibration	Per MIL-STD-202, Method 201 & 204							
	Reflow Solder Conditions	See "Figure 2" on page 147							
۱۷i	Hermeticity	Per MIL-STD-202, Method 112 (1 x 10° atm.cc/s of helium)							
لقا	Solderability	Solderability Per EIAJ-STD-002							

- 1. Inclusive of initial tolerance, deviation over temperature, shock, vibration, voltage, and aging.
- See load circuit diagram #5 on page 149.
   See load circuit diagram #9 on page 149.

M-tron reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of such product.