



UVCJ Series

5x7 mm, 3.3 Volt, LVPECL/LVDS, Clock Oscillators





- Integrated phase jitter of less than 1 ps from 12 kHz to 20 MHz
- Ideal for 10 and 40 Gigabit Ethernet and Optical Carrier applications




ACTUAL SIZE

All dimensions
In inches (mm).



SUGGESTED SOLDER PAD LAYOUT



Pin Connections

PIN	FUNCTION
1	Output Enable
2	N/C
3	Ground
4	Output1/ Q
5	Output2/ \overline{Q}
6	+Vdd

Ordering Information

Product Series	UVCJ	1	8	B	L	N	00.0000 MHz
Temperature Range	1: 0°C to +70°C	2: -40°C to +85°C	6: -20°C to +70°C	7: -0°C to +85°C	8: 0°C to +50°C		
Stability	3: ±100 ppm	4: ±50 ppm	6: ±25 ppm	8: ±20 ppm			
Output Type	B: Complementary, Enable (Enable High)	S: Complementary, Enable (Enable Low)	U: Complementary Output				
Symmetry/Output Logic Type	L: 45/55% LVDS	P: 45/55% LVPECL	H: 40/60% LVDS	Q: 40/60% LVPECL			
Package/Lead Configurations	N: Leadless Ceramic (6 pads)						
Frequency (customer specified)							

Electrical Specifications	PARAMETER	Symbol	Min.	Typ.	Max.	Units	Condition
	Frequency Range	F	0.75		700	MHz	
	Frequency Stability	ΔF/F	(See Ordering Information)				See Note 1
	Operating Temperature	T _A	(See Ordering Information)				
	Storage Temperature	T _S	-55		+125	°C	
	Input Voltage	V _{CC}	3.135	3.3	3.465	V	
	Input Current	I _{CC}			70/30	mA	See Note 2
	0.75 MHz to 24 MHz				100/60	mA	LVPECL/LVDS
	24 MHz to 700 MHz						LVPECL/LVDS
	Symmetry (Duty Cycle)		40	50	60	%	@ 50% of waveform
	Load		50 Ohms to V _{CC} -2 VDC 50 Ohm differential load				LVPECL waveform LVDS waveform
	Rise/Fall Time	Tr/Tf		0.35	0.55	ns	At 20/80%
	Logic “1” Level	V _{OH}	V _{CC} -1.02			V	LVPECL
	Logic “0” Level	V _{OL}			V _{CC} -1.63	V	LVPECL
	Environmental	Phase Jitter	φ _J				
20 MHz to 175 MHz				0.35	1	ps RMS	Integrated 12 kHz - 20 MHz
175 to 700 MHz				1	1.5	ps RMS	Integrated 12 kHz - 20 MHz
Phase Noise (Typical)		10 Hz	100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier
@ 19.44 MHz		-50	-80	-112	-140	-150	dBc/Hz
@ 155.52 MHz		-50	-80	-100	-125	-145	dBc/Hz
@ 250 MHz		-50	-80	-100	-124	-128	dBc/Hz
@ 622.08 MHz		-50	-80	-100	-118	-121	dBc/Hz
Differential Voltage		V _O	250	350		mV	Pk-Pk LVDS only
Enable/Disable Logic			CMOS high or V _{CC} - enables output CMOS low or GND - disables output				Output Option B
		PECL low, GND, or N/C - enables output PECL high - disables output				Output Option S	

1. Inclusive of initial tolerance, deviation over temperature, shock, vibration, voltage, and aging.
2. See load circuit diagram #5 on page 149.
3. See load circuit diagram #9 on page 149.

M-tron reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of such product.

M-tron Industries, Inc., PO Box 630, Yankton, SD 57078-0630, USA Phone: 605-665-9321 or 1-800-762-8800 Fax: 605-665-1709 Website: www.mtron.com
M-tron Industries Limited, 1104 Shanghai Industrial Investment Building, 48-62 Hennessy Road, Wanchai, Hong Kong, China Phone: 852-2866-8023 Fax: 852-2529-1822