

WAU8822

24-bit Stereo Audio Codec with Speaker Driver emPowerAudio™

Description

The WAU8822 is a low power, high quality CODEC for portable applications. In addition to precision 24-bit stereo ADCs and DACs, this device integrates a broad range of additional functions to simplify implementation of complete audio system solutions. The WAU8822 includes drivers for speaker, headphone, and differential or stereo line outputs, and integrates preamps for stereo differential microphones, significantly reducing external components.

Advanced on-chip digital signal processing includes a 5-band equalizer, a 3-D audio enhancer, a mixed-signal automatic level control for the microphone or line input through the ADC, and a digital limiter function for the playback path. Additional digital filtering options are available in the ADC path, to simplify implementation of specific application requirements such as 'wind noise reduction'. The digital interface can operate as either a master or a slave. Additionally, an internal fractional PLL is available to generate accurate audio sample rate clocks for the CODEC using a wide range of commonly available system clock frequencies from 8MHz through 33MHz.

The WAU8822 operates with analog supply voltages from 2.5V to 3.6V, while the digital core can operate at 1.7V to conserve power. The loudspeaker BTL output pair and two auxiliary line outputs can operate using a 5V supply to increase output power capability, enabling the WAU8822 to drive 1 Watt into an external speaker. Internal register controls enable flexible power saving modes by powering down sub-sections of the chip under software control.

The WAU8822 is specified for operation from -40°C to +85°C, and is available with full automotive AEC-/Q100 & TS16949 qualification. It is packaged in a cost-effective, space-saving 32-lead QFN package.


Key Features

- DAC: 94dB SNR and -84dB THD ("A" weighted)
- ADC: 90dB SNR and -80dB THD ("A" weighted)
- Integrated BTL speaker driver: 1W into 8Ω
- Integrated head-phone driver: 40mW into 16Ω
- Integrated programmable microphone amplifier
- Integrated line input and line output
- On-chip PLL
- Integrated DSP with specific functions:
 - 5-band equalizer
 - 3-D audio enhancement
 - Automatic level control
 - Audio level limiter
 - Multiple filtering options

- Standard audio interfaces: PCM and I²S
- Serial control interfaces with read/write capability
- Supports audio sample rates from 8kHz to 48kHz


Applications

- Personal Media Players
- Smartphones
- Personal Navigation Devices
- Portable Game Players
- Camcorders
- Digital Still Cameras
- Portable TVs
- Stereo Bluetooth Headsets





Pinout



Part Number	Dimension	Package	Package Material
WAU8822YG	5 x 5 mm	32-QFN	Pb-Free



Pin Descriptions

Pin #	Name	Type	Functionality
1	LMICP	Analog Input	Left MICP Input (common mode)
2	LMICN	Analog Input	Left MICN Input
3	LLIN/GPIO2	Analog Input /	Left Line Input / alternate Left MICP Input / GPIO2
		Digital I/O	
4	RMICP	Analog Input	Right MICP Input (common mode)
5	RMICN	Analog Input	Right MICN Input
6	RLIN/GPIO3	Analog Input /	Right Line Input/ alternate Right MICP Input / Digital Output
		Digital I/O	In 4-wire mode: Must be used for GPIO3
7	FS	Digital I/O	Digital Audio DAC and ADC Frame Sync
8	BCLK	Digital I/O	Digital Audio Bit Clock
9	ADCOUT	Digital Output	Digital Audio ADC Data Output
10	DACIN	Digital Input	Digital Audio DAC Data Input
11	MCLK	Digital Input	Master Clock Input
12	VSSD	Supply	Digital Ground
13	VDDC	Supply	Digital Core Supply
14	VDDB	Supply	Digital Buffer (Input/Output) Supply
15	CSB/GPIO1	Digital I/O	3-Wire MPU Chip Select or GPIO1 multifunction input/output
16	SCLK	Digital Input	3-Wire MPU Clock Input / 2-Wire MPU Clock Input
17	SDIO	Digital I/O	3-Wire MPU Data Input / 2-Wire MPU Data I/O
18	MODE	Digital Input	Control Interface Mode Selection Pin
19	LAUXIN	Analog Input	Left Auxiliary Input
20	RAUXIN	Analog Input	Right Auxiliary Input
21	AUXOUT1	Analog Output	Headphone Ground / Mono Mixed Output / Line Output
22	AUXOUT2	Analog Output	Headphone Ground / Line Output
23	RSPKOUT	Analog Output	BTL Speaker Positive Output or Right high current output
24	VSSSPK	Supply	Speaker Ground (ground pin for RSPKOUT, LSPKOUT, AUXOUT2 and AUXTOUT1 output drivers)
25	LSPKOUT	Analog Output	BTL Speaker Negative Output or Left high current output
26	VDDSPK	Supply	Speaker Supply (power supply pin for RSPKOUT, LSPKOUT,
20	VDDSPK	Suppry	AUXOUT2 and AUXTOUT1 output drivers)
27	VREF	Reference	Decoupling for Midrail Reference Voltage
28	VSSA	Supply	Analog Ground
29	RHP	Analog Output	Headphone Positive Output / Line Output Right
30	LHP	Analog Output	Headphone Negative Output / Line Output Left
31	VDDA	Supply	Analog Power Supply
32	MICBIAS	Analog Output	Microphone Bias




Figure 1: WAU8822 Block Diagram



Electrical Characteristics

Conditions: VDDC = 1.8V, VDDA = VDDB = VDDSPK = 3.3V, MCLK = 12.88MHz, T_A = +25°C, 1kHz signal, fs = 48kHz, 24-bit audio data, 64X oversampling rate, unless otherwise stated.

Parameter	Symbol	Comments/Conditions	Min	Тур	Max	Units
Analog to Digital Converter (ADC)						
Full scale input signal ¹	V_{INFS}	PGABST = 0dB		1.0		Vrms
	1.115	PGAGAIN = 0dB		0		dBV
Signal-to-noise ratio	SNR	Gain = 0dB, A-weighted	tbd	90		dB
Total harmonic distortion ²	THD+N	Input = -3dB FS input		-80	tbd	dB
Channel separation		1kHz input signal		103		dB
Digital to Analog Converter (DAC)	driving RHP	/ LHP with 10kΩ / 50pF load				
Full-scale output		Gain paths all at 0dB gain		VDDA / 3.	3	V _{rms}
Signal-to-noise ratio	SNR	A-weighted	88	94		dB
Total harmonic distortion ²	THD+N	$R_L = 10k\Omega$; full-scale signal		-84	tbd	dB
Channel separation		1kHz input signal		96		dB
Output Mixers	•		•	•	•	•
Maximum PGA gain into mixer				+6		dB
Minimum PGA gain into mixer				-15		dB
PGA gain step into mixer		Guaranteed monotonic		3		dB
Speaker Output (RSPKOUT / LSPI	KOUT with 8	Ω bridge-tied-load)				
Full scale output ⁴		SPKBST = 1		VCCSPK / 3		V _{rms}
		SPKBST = 0	(VC	CSPK / 3.3)	* 1.5	V _{rms}
Total harmonic distortion ²	THD+N	$P_o = 200 \text{mW}$. VDDSPK=3.3V		*63		dB
		$P_o = 320 \text{mW},$ VDDSPK = 3.3V		-64		dB
		$P_o = 860 \text{mW},$ VDDSPK = 5V		-60		dB
		$P_o = 1000 \text{mW},$ VDDSPK = 5V		-36		dB
Signal-to-noise ratio	SNR	VDDSPK = 3.3V		91		dB
		VDDSPK=5V		90		dB
Power supply rejection ratio (50Hz - 22kHz)	PSRR	VDDSPK = 3.3V		81		dB
,		VDDSPK = 5V (boost)		72		dB
Analog Outputs (RHP / LHP; RSPI	KOUT / LSPI	KOUT)			_	
Maximum programmable gain				+6		dB
Minimum programmable gain				-57		dB
Programmable gain step size		Guaranteed monotonic		1		dB
Mute attenuation		1kHz full scale signal		85		dB



Electrical Characteristics, cont'd.

Conditions: VDDC = 1.8V, VDDA = VDDB = VDDSPK = 3.3V, MCLK = 12.288MHz, $T_A = +25^{\circ}C$, 1kHz signal, fs = 48kHz, 24-bit audio data, unless otherwise stated.

Parameter	Symbol	Comments/Conditions	Min	Тур	Max	Units
Headphone Output (RHP / LHP w	ith 32Ω load)					
0dB full scale output voltage				AVDD / 3.3	3	V _{rms}
Signal-to-noise ratio	SNR	A-weighted		92		dB
Total harmonic distortion ²	THD+N	$R_{L} = 16\Omega, P_{o} = 20 \text{mW},$		80		dB
		VDDA = 3.3V				
		$R_L = 32\Omega$, $P_o = 20$ mW,		85		dB
		VDDA = 3.3V				
AUXOUT1 / AUXOUT2 with 10kg	2 / 50pF load	LANGE O	1 ,	LIDD CDIL 10		
Full scale output		AUX1BST = 0 $AUX2BST = 0$		VDDSPK / 3	5.3	V _{rms}
		AUX1BST = 1 AUX2BST = 1	(VE	DDSPK / 3.3)	* 1.5	V _{rms}
Signal-to-noise ratio	SNR			87		dB
Total harmonic distortion ²	THD+N			-83		dB
Channel separation		1kHz signal		99		dB
Power supply rejection ratio	PSRR			53		dB
(50Hz - 22kHz)		VDDSPK = 5V (boost)		56		dB
Microphone Inputs (LMICP, LMI	CN, RMICP,	RMICN, LLIN, RLIN) and Pr	ogrammab	le Gain Am	plifier (PG	A)
Full scale input signal ¹		PGABST = 0dB		1.0		Vrms
2		PGAGAIN = 0dB		0		dBV
Programmable gain			-12		35.25	dB
Programmable gain step size		Guaranteed Monotonic		0.75		dB
Mute Attenuation				120		dB
Input resistance		Inverting Input		1.6		1.0
		PGA Gain = 35.25dB PGA Gain = 0dB		1.6		$k\Omega$ $k\Omega$
				47 75		
		PGA Gain = -12dB Non-inverting Input		94		$k\Omega$ $k\Omega$
Input capacitance		Non-mverting input		10		pF
PGA equivalent input noise		0 to 20kHz, Gain set to		120		μV
1 S. 1 equi valent input noise		35.25dB		120		۳.
Input Boost Mixer						
Gain boost		Boost disabled		0		dB
		Boost enabled		20		dB
Gain range LLIN / RLIN or			-12		6	dB
LAUXIN / RAUXIN to boost/mixer						
Gain step size to boost/mixer				3		dB
Auxiliary Analog Inputs (LAUXIN	, RAUXIN)	Color Ollp	T	1.0	T	1 37
Full scale input signal ¹		Gain = 0dB		1.0 0		Vrms dBV
Input resistance		Aux direct-to-out path, only				
		Input gain = $+6.0$ dB		20		kΩ
		Input gain = 0.0 dB		40		kΩ
		Input gain = -12dB		159		kΩ
Input capacitance				10		pF



Electrical Characteristics, cont'd.

Conditions: VDDC = 1.8V, VDDA = VDDB = VDDSPK = 3.3V, MCLK = 12.88MHz, $T_A = +25^{\circ}$ C, 1kHz signal, fs = 48kHz, 24-bit audio data, unless otherwise stated.

Parameter	Symbol	Comments/Conditions	Min	Тур	Max	Units
Automatic Level Control (ALC) & Limiter: ADO	C path only				
Target record level			-22.5		-1.5	dBFS
Programmable gain Gain hold time ³			-12		35.25	dB
Gain hold time ³	t _{HOLD}	Doubles every gain step, with 16 steps total	0 / 2.6	7 / 5.33 /	/ 43691	ms
Gain ramp-up (decay) ³	t _{DCY}	ALC Mode ALC = 0	4 /	8 / 16 / /	4096	ms
		Limiter Mode ALC = 1		2/4//1		ms
Gain ramp-down (attack) ³	t _{ATK}	ALC Mode ALC = 0	1 /	2/4//1	1024	ms
		Limiter Mode ALC = 1	0.25	/ 0.5 / 1 /	. / 128	ms
Mute Attenuation				120		dB
Microphone Bias						
Bias voltage	V_{MICBIAS}	See Figure 3		0, 0.60,0.65, 75, 0.85, or 0		VDDA VDDA
Bias current source	I _{MICBIAS}			3		mA
Output noise voltage	V _n	1kHz to 20kHz		14		nV/√Hz
Digital Input/Output						
Input HIGH level	V_{IL}		0.7 * VDDC			V
Input LOW level	V_{IH}				0.3 * VDDC	V
Output HIGH level	V_{OH}	$I_{Load} = 1 \text{mA}$	0.9 * VDDC			V
Output LOW level	V_{OL}	$I_{Load} = -1 \text{mA}$			0.1 * VDDC	V
Input capacitance				10		pF

Notes

- 1. Full Scale is relative to the magnitude of VDDA and can be calculated as FS = VDDA/3.3.
- 2. Distortion is measured in the standard way as the combined quantity of distortion products plus noise. The signal level for distortion measurements is at 3dB below full scale, unless otherwise noted.
- 3. Time values scale proportionally with MCLK. Complete descriptions and definitions for these values are contained in the detailed descriptions of the ALC functionality.
- 4. With default register settings, SPKVDD should be 1.5xVDDA (but not exceeding maximum recommended operating voltage) to optimize available dynamic range in the AUXOUT1 and AUXOUT2 line output stages. Output DC bias level is optimized for SPKVDD = 5.0Vdc (boost mode) and VDDA = 3.3Vdc.
- 5. Unused analog input pins should be left as no-connection.
- 6. Unused digital input pins should be tied to ground.



Absolute Maximum Ratings

Condition	Min	Max	Units
VDDB, VDDC, VDDA supply voltages	-0.3	+3.61	V
VDDSPK supply voltage (default register configuration)	-0.3	+5.80	V
VDDSPK supply voltage (optional low voltage configuration)	-0.3	+3.61	V
Core Digital Input Voltage range	VSSD - 0.3	VDDC + 0.30	V
Buffer Digital Input Voltage range	VSSD – 0.3	VDDB + 0.30	V
Analog Input Voltage range	VSSA - 0.3	VDDA + 0.30	V
Industrial operating temperature	-40	+85	°C
Storage temperature range	-65	+150	°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely influence product reliability and result in failures not covered by warranty.

Operating Conditions

Condition	Symbol	Min	Typical	Max	Units
Digital supply range (Core)	VDDC	1.65		3.60	V
Digital supply range (Buffer)	VDDB	1.65		3.60	V
Analog supply range	VDDA	2.50		3.60	V
Speaker supply (SPKBST=0)	VDDSPK	2.50		5.50	V
Speaker supply (SPKBST=1)	VDDSPK	2.50		5.50	V
Ground	VSSD VSSA VSSSPK		0		V

- 1. VDDA must be \geq VDDC.
- 2. VDDB must be \geq VDDC.



1 General Description

The WAU8822 is a stereo device with identical left and right channels that share common support elements. Additionally, the right channel auxiliary output path includes a dedicated submixer that supports mixing the right auxiliary input directly into the right speaker output driver. This enables the right speaker channel to output audio that is not present on any other output.

1.1.1 Analog Inputs

All inputs, except for the wide range programmable amplifier (PGA), have available analog input gain conditioning of -15dB through +6dB in 3dB steps. All inputs also have individual muting functions with excellent channel isolation and off-isolation from all outputs. All inputs are suitable for full quality, high bandwidth signals.

Each of the left-right stereo channels includes a low noise differential PGA amplifier, programmable for high-gain input. This may be used for a microphone level through line level source. Gain may be set from +35.25db through -12dB at the analog difference-amplifier type programmable amplifier input stage. A separate additional 20dB analog gain is available on this input path, between the PGA output and ADC mixer input. The output of the ADC mixer may be routed to the ADC and/or analog bypass to the analog output sections.

Each channel also has a line level input. This input may be routed to the input PGA, and/or directly to the ADC input mixer.

Each channel has a separate additional auxiliary input. This is a line level input which may be routed the ADC input mixer and/or directly to the analog output mixers.

1.1.2 Analog Outputs

There are six high current analog audio outputs. These are very flexible outputs that can be used individually or in stereo pairs for a wide range of end uses. However, these outputs are optimized for specific functions and are described in this section using the functional names that are applicable to those optimized functions.

Each output receives its signal source from built-in analog output mixers. These mixers enable a wide range of signal combinations, including muting of all sources. Additionally, each output has a programmable gain function, output mute function, and output disable function.

The RHP and LHP headphone outputs are optimized for driving a stereo pair of headphones, and are powered from the main analog voltage supply rail, VDDA. These outputs may be coupled using traditional DC blocking series capacitors. Alternatively, these may be configured in a no-capacitor DC coupled design using a virtual ground at ½ VDDA provided by an AUXOUT analog output operating in the non-boost output mode.

The AUXOUT1 and AUXOUT2 analog outputs are powered from the VDDSPK supply rail and VSSSPK ground return path. The supply rail may be the same as VDDA, or may be a separate voltage up to 5.5Vdc. This higher voltage enables these outputs to have an increased output voltage range and greater output power capability.

The RSPKOUT and LSPKOUT loudspeaker outputs are powered from the VDDSPK power supply rail and VSSGND ground return path. LSPKOUT receives its audio signal via an additional submixer. This submixer supports combining a traditional alert sound (from the RAUXIN input) with the right channel headphone output mixer signal. This submixer also provides the signal invert function that is necessary for the normal BTL (Bridge Tied Load) configuration used to drive a high power external loudspeaker. Alternatively, each loudspeaker output may be used individually as a separate high current analog output driver.



1.1.3 ADC, DAC, and Digital Signal Processing

Each left and right channel has an independent high quality ADC and DAC associated with it. These are high performance, 24-bit delta-sigma converters that are suitable for a very wide range of applications.

The ADC and DAC functions are each individually supported by powerful analog mixing and routing. The ADC output may be routed to the digital output path and/or to the input of the DAC in a digital passthrough mode. The ADC and DAC blocks are also supported by advanced digital signal processing subsystems that enable a very wide range of programmable signal conditioning and signal optimizing functions. All digital processing is with 24-bit precision, as to minimize processing artifacts and maximize the audio dynamic range supported by the WAU8822.

The ADCs are supported by a wide range, mixed-mode Automatic Level Control (ALC), a high pass filter, and a notch filter. All of these features are optional and highly programmable. The high pass filter function is intended for DC-blocking or low frequency noise reduction, such as to reduce unwanted ambient noise or "wind noise" on a microphone input. The notch filter may be programmed to greatly reduce a specific frequency band or frequency, such as a 50Hz, 60Hz, or 217Hz unwanted noise.

The DACs are supported by a programmable limiter/DRC (Dynamic Range Compressor). This is useful to optimize the output level for various applications and for use with small loudspeakers. This is an optional feature that may be programmed to limit the maximum output level and/or boost an output level that is too small.

Digital signal processing is also provided for a 3D Audio Enhancement function, and for a 5-Band Equalizer. These features are optional, and are programmable over wide ranges. This pair of digital processing features may be applied jointly to either the ADC audio path or to the DAC audio path, but not to both paths simultaneously.

1.1.4 Voltage Reference and Microphone Bias

Built-in power management includes a high stability voltage reference. This is used as an internal reference, and to generate a high quality, programmable microphone bias supply voltage that is well isolated from the supply rails. This microphone bias supply is suitable for both conventional electret (ECM) type microphone, and to power the newer MEMS all-silicon type microphones.

1.1.5 Digital Interfaces

Command and control of the device is accomplished using a 2-wire/3-wire/4-wire serial control interface. This is a simple, but highly flexible interface that is compatible with many commonly used command and control serial data protocols and host drivers.

Digital audio input/output data streams are transferred to and from the device separately from command and control. The digital audio data interface supports either I2S or PCM audio data protocols, and is compatible with commonly used industry standard devices that follow either of these two serial data formats.

1.1.6 Clock Requirements

The clocking signals required for the audio signal processing, audio data I/O, and control logic may be provided externally, or by optional operation of a built-in PLL (Phase Locked Loop). An external master clock (MCLK) signal must be active for analog audio logic paths to align with control register updates, and is required as the reference clock input for the PLL, if the PLL is used.

The PLL is provided as a low cost, zero external component count optional method to generate required clocks in almost any system. The PLL is a fractional-N divider type design, which enables generating accurate desired audio sample rates derived from a very wide range of commonly available system clocks.

The frequency of the system clock provided as the PLL reference frequency may be any stable frequency in the range between 8MHz and 33MHz. Because the fractional-N multiplication factor is a very high precision 24-bit value, any desired sample rate supported by the WAU8822 can be generated with very high accuracy, typically limited by the accuracy of the external reference frequency. Reference clocks and sample rates outside of these ranges are also possible, but may involve performance tradeoffs and increased design verification.

emPowerAudio™



2 Application Information

2.1 Typical Application Schematic




Figure 2: Schematic with recommended external components for typical application with AC-coupled headphones and stereo electret (ECM) style microphones.

- Note 1: All non-polar capacitors are assumed to be low ESR type parts, such as with MLC construction or similar. If capacitors are not low ESR, additional 0.1ufd and/or 0.01ufd capacitors may be necessary in parallel with the bulk 4.7ufd capacitors on the supply rails.
- Note 2: Load resistors to ground on outputs may be helpful in some applications to insure a DC path for the output capacitors to charge/discharge to the desired levels. If the output load is always present and the output load provides a suitable DC path to ground, then the additional load resistors may not be necessary. If needed, such load resistors are typically a high value, but a value dependent upon the application requirements.
- Note 3: To minimize pops and clicks, large polarized output capacitors should be a low leakage type.
- Note 4: Depending on the microphone device and PGA gain settings, common mode rejection can be improved by choosing the resistors on each node of the microphone such that the impedance presented to any noise on either microphone wire is equal.
- Note 5: Unused analog input pins should be left as no-connection.
- Note 6: Unused digital input pins should be tied to ground.

emPowerAudio™



2.2 Power Consumption

The WAU8822 has flexible power management capability which allows sections not being used to be powered down, to draw minimum current in battery-powered applications. The following table shows typical power consumption in different operating conditions. The "off" condition is the initial power-on state with all subsystems powered down, and with no applied clocks.

Mode	Conditions	VDDA	VDDC	VDDB	Total
		= 3V mA	= 1.8V mA	= 3V mA	Power mW
OFF		0.008	0.0015	0.0003	0.028
Sleep	VREF maintained @ $300k\Omega$, no clocks,	0.008	0.001	0.0003	0.025
	VREF maintained @ $75k\Omega$, no clocks,	0.014	0.001	0.0003	0.045
	VREF maintained @ $5k\Omega$, no clocks,	0.259	0.001	0.0003	0.781
Stereo	8kHz, 0.9Vrms input signal	6.44	1.07	0.10	21.5
Record	8kHz, 0.9Vrms input signal, PLL on	7.42	1.33	0.10	24.9
Stereo	16Ω HP, 44.1kHz, quiescent	7.25	6.10	0.03	32.8
Playback	16Ω HP, 44.1kHz, quiescent, PLL on	9.77	7.53	0.025	42.9
	16Ω HP, 44.1kHz, 0.6 Vrms sine wave	21.3	6.28	0.015	75.2
	16Ω HP, 44.1kHz, 0.6Vrms sine, PLL on	23.8	7.72	0.015	85.3

Table 1: Typical Power Consumption in Various Application Modes.



2.3 Supply Currents of Specific Blocks

The WAU8822 can be programmed to enable/disable various analog blocks individually, and the current to some of the major blocks can be reduced with minimum impact on performance. The table below shows the change in current consumed with different register settings. Sample rate settings affect current consumption of VDDC supply. Lower sampling rates draw lower current.

Reg	ister	Function	Bit	VDDA current increase/			
Dec	Hex	1		Decrease when enabled			
			REFIMP[1:0]	+100 μ A for 80k Ω and 300k Ω +260 μ A for 3k Ω			
			IOBUFEN[2]	+100µA			
		_	ABIASEN[3]	+600μΑ			
1	0.1	Power	MICBIASEN[4]	+540µA			
1	01	Management	PLLEN[5]	+2.5 mA +1/5mA from VDDC with clocks applied			
			AUX2MXEN[6]	+200μΑ			
			AUX1MXEN[7]	+200μΑ			
			DCBUFEN[8]	+140μΑ			
			LADCEN[0]	+2.3 mA with 64X OSR +3.3 mA with 128X OSR			
			RADCEN[1]	+2.3 mA with 64X OSR +3.3 mA with 128X OSR			
		Power	LPGAEN[2]	+300μΑ			
2	02	Management	RPGAEN[3]	+300μΑ			
				2	I -	LBSTEN[4]	+650μΑ
							RBSTEN[5]
			SLEEP[6]	Same as PLLEN (R1[5])			
			LHPEN[7]	+800μΑ			
			RHPEN[8]	+800μΑ			
			LDACEN[0]	+1.6 mA with 64X OSR +1.7 mA with 128X OSR			
			RDACEN[1]	+1.6 mA with 64X OSR +1.7 mA with 128X OSR			
		Power	LMIXEN[2]	+250μΑ			
3	03	Management	RMIXEN[3]	+250μΑ			
		3	BIASGEN[4]				
			RSPKEN[5]	+1.1 mA from VDDSPK			
			LSPKEN[6]	+1.1 mA from VDDSPK			
			AUXOUT2EN[7]	+225μΑ			
			AUXOUT1EN[8]	+225μΑ			
			IBIADJ[1:0]	-1.2mA with IBIADJ at 11			
			REGVOLT[2:3]				
		Power	MICBIASM[4]				
58	3A	Management	LPSPKD[5]				
		4	LPADC[6]	-1.1mA with no SNR decrease @ 8kHz			
			LPIPBST[7]	-600μA with no SNR decrease @ 8kHz			
			LPDAC[8]	-1.1mA with 1.4dB SNR decrease @ 44.1kHz			

Table 2: VDDA 3.3V Supply Current in Various Modes



3 Appendix A: Digital Filter Characteristics


Parameter	Conditions	Min	Тур	Max	Units
ADC Filter				•	
Passband	+/- 0.015dB	0		0.454	fs
rassoand	-6dB		0.5		fs
Passband Ripple				+/-0.015	dB
Stopband		0.546			fs
Stopband Attenuation	f > 0.546*fs	-60			dB
Group Delay			28.25		1/fs
ADC High Pass Filter					
H. I B. E.I. C	-3dB		3.7		Hz
High Pass Filter Corner Frequency	-0.5dB		10.4		Hz
Trequency	-0.1dB		21.6		Hz
DAC Filter					
Passband —	+/- 0.035dB	0		0.454	fs
Fassballu	-6dB		0.5		fs
Passband Ripple				+/-0.035	dB
Stopband		0.546			fs
Stopband Attenuation	f > 0.546*fs	-55			dB
Group Delay			28		1/fs

Table 3: Digital Filter Characteristics

TERMINOLOGY

- 1. Stop Band Attenuation (dB) the degree to which the frequency spectrum is attenuated (outside audio band)
- 2. Pass-band Ripple any variation of the frequency response in the pass-band region
- 3. Note that this delay applies only to the filters and does not include other latencies, such as from the serial data interface





-0.04

-0.05 L

0.05

0.1

0.15

Figure 4: DAC Filter Ripple

0.2

).2 0.25 0.3 Frequency (Fs)

0.3

0.35

0.45

Figure 6: ADC Filter Ripple

0.2

0.2 0.25 0. Frequency (Fs)

0.3

0.35

0.45

-0.04

-0.05 L

0.05

0.1 0.15






Figure 7: ADC Highpass Filter Response, Audio Mode




Figure 8: ADC Highpass Filter Response, HPF enabled, FS = 48kHz




Figure 9: ADC Highpass Filter Response, HPF enabled, FS = 24kHz




Figure 10: ADC Highpass Filter Response, HPF enabled, FS = 12kHz






Figure 11: EQ Band 1 Gains for Lowest Cut-Off Frequency




Figure 12: EQ Band 2 Peak Filter Gains for Lowest Cut-Off Frequency with EQ2BW = 0




Figure 13: EQ Band 2, EQ2BW = 0 versus EQ2BW = 1




Figure 14: EQ Band 3 Peak Filter Gains for Lowest Cut-Off Frequency with EQ3BW = 0




Figure 15: EQ Band 3, EQ3BW = 0 versus EQ3BW = 1




Figure 16: EQ Band 4 Peak Filter Gains for Lowest Cut-Off Frequencies with EQ4BW = 0




Figure 17: EQ Band 4, EQ4BW = 0 versus EQ4BW =1




Figure 18: EQ Band 5 Gains for Lowest Cut-Off Frequency

*emPowerAudio*TM




4 Appendix D: Register Overview

DEC	HEV	INAME	D:4 0	D:4 7	D:4 C	D:45	D:4 A	D:4 2	D:4.2	Di4 1	D:4 0	Default
	_	NAME	Bit 8	Bit 7	Bit 6	Bit5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default
0	00	Software Reset	İ			RE	SET (SOFTWAI	RE)				
1	01	Power Management 1	DCBUFEN	AUX1MXEN	AUX2MXEN	PLLEN	MICBIASEN	ABIASEN	IOBUFEN	RE	FIMP	000
2	02	Power Management 2	RHPEN	NHPEN	SLEEP	RBSTEN	LBSTEN	RPGAEN	LPGAEN	RADCEN	LADCEN	000
3	03	Power Management 3		AUXOUT2EN	LSPKEN	RSPKEN	BIASGEN	RMIXEN	LMIXEN	RDACEN	LDACEN	000
			AUXOUTIEN	AUXOUIZEN	LOPKEN	KSPKEN	DIASGEN	KWIAEN	LIMIAEN	KDACEN	LDACEN	000
Gener		dio Controls										
4	04	Audio Interface	BCLKP	LRP	WL	.EN	AIF	MT	DACPHS	ADCPHS	MONO	050
5	05	Companding		Reserved	U	CMB8	DAC	CM	ADO	CCM	ADDAP	000
6	06	Clock Control 1	CLVM	1	MCI VSEI						CLKIOEN	140
7	07	Clock Control 2	4WSPIEN		Rese				SMPLR		SCLKEN	000
8	08	GPIO	ĺ	Reserved		GPIO	1PLL	GPIO1PL		GPIO1SEL		000
9	09	Jack Detect 1	JCKN	JCKMIDEN JCKDEN JCKDIO Reserved					000			
10	0A	DAC Control						LDACPL	000			
								LDACIL				
11	0B	Left DAC Volume		LDACVU LDACGAIN					0FF			
12	0C	Right DAC Volume	RDACVU	RDACVU RDACGAIN						0FF		
13	0D	Jack Detect 2	Reserved		JCKD	OEN1			JCk	DOEN0		000
14	0E	ADC Control	HPFEN	HPFAM		HPF		ADCOS	Reserved	RADCPL	LADCPL	100
15	F	Left ADC Volume		111 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			LADO		reserved	ICID CI E	L.IDCI L	0FF
			LADCVU				LADO					
16	10	Right ADC Volume	RADCVU				RADO	CGAIN				0FF
17	11	Reserved										
Equal	izer											
18	12	EQ1-low cutoff	EQM	Reserved	EO	ICF	I		EQ1GC			12C
					_		 					
19	13	EQ2-peak 1	EQ2BW	Reserved		2CF			EQ2GC			02C
20	14	EQ3-peak 2	EQ3BW	Reserved	EQ:	3CF			EQ3GC			02C
21	15	EQ4-peak3	EQ4BW	Reserved	EQ4	4CF		_	EQ4GC	_		02C
22	16	EQ5-high cutoff		erved	EQ:				EQ5GC			02C
			Kest	A 10U	ĽQ.		i		LYJUC			02C
23	17	Reserved										L
DAC	Limite	r										
24	18	DAC Limiter 1	DACLIMEN		DACLI	MDCY			DAC	LIMATK		032
25	19	DAC Limiter 2		erved		DACLIMTHL			DAC	LIMBST		000
_			rese	1100		D.T.C.E.I.T.T.T.E			D.10	LINDOI		000
26	1A	Reserved										
Notch	Filter											
27	1B	Notch Filter 1	NFCU1	NFCEN				NFCA0[13:7]				000
28	1C	Notch Filter 2	NFCU2	Reserved				NFCA0[6:0]				000
29	1D	Notch Filter 3	NFCU3	Reserved								000
								NFCA1[13:7]				
30	1E	Notch Filter 4	NFCU4	Reserved				NFCA1[6:0]				000
31	1F	Reserved										
ALC:	and No	oise Gate Control										
32	20	ALC Control 1	ΔI (CEN	Reserved		ALCMXGAIN			ALCMNGAI	N	038
				JEI (ALCINAGALIA				11	00B
33	21	ALC Control 2	Reserved		ALC					LCSL		
34	22	ALC Control 3	ALCM		ALC	DCY			AI	CATK		032
35	23	Noise Gate	İ	Rese	erved		ALCTBLSEL	ALCNEN		ALCNTH		010
Phase	Locke	ed Loop										
36	24	PLL N		Rese	am sa d		PLLMCLK		1	PLLN		008
					aveu	1	FLLWICLK			LLIN		
37	25	PLL K 1		Reserved				PLLK	ζ[23:18]			00C
38	26	PLL K 2	ĺ				PLLK[17:9]					093
39	27	PLL K 3					PLLK[17:9]					
40	28	Mic Bias Mode		PLLK[8:0]						0E9		
						Reserv	PLLK[8:0]				MICBIASM	0E9
	llaneou 29	ne .				Reserv	PLLK[8:0]				MICBIASM	
41						Reserv	PLLK[8:0]			DEDITI	MICBIASM	0E9 000
		3D control			Reserved	Reserv	PLLK[8:0]		3D	DEPTH	MICBIASM	0E9
42	2A				Reserved	Reserv	PLLK[8:0]		3D	DEPTH	MICBIASM	0E9 000
42		3D control Reserved		Reserved	Reserved	Reserv	PLLK[8:0] wed		3D RAUXRSUBO		MICBIASM RAUXSMUT	0E9 000
43	2A 2B	3D control Reserved Right Speaker Submix	Mice			RMIXMUT	PLLK[8:0] wed		RAUXRSUBO	ł	RAUXSMUT	0E9 000 000
43 44	2A 2B 2C	3D control Reserved Right Speaker Submix Input Control		BIASV	RLINRPGA		PLLK[8:0] wed	Reserved	RAUXRSUBO LLINLPGA		RAUXSMUT	0E9 000 000 000 000 033
43 44 45	2A 2B 2C 2D	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain	LPGAU	BIASV LPGAZC	RLINRPGA LPGAMT	RMIXMUT	PLLK[8:0] wed	Reserved LPG	RAUXRSUBO LLINLPGA AGAIN	ł	RAUXSMUT	0E9 000 000 000 000 033 010
43 44 45 46	2A 2B 2C 2D 2E	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain	LPGAU RPGAU	BIASV LPGAZC RPGAZC	RLINRPGA	RMIXMUT	PLLK[8:0] wed	Reserved LPG	RAUXRSUBO LLINLPGA	ł	RAUXSMUT	0E9 000 000 000 000 033 010 010
43 44 45	2A 2B 2C 2D	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain	LPGAU	BIASV LPGAZC	RLINRPGA LPGAMT RPGAMT	RMIXMUT	PLLK[8:0] ved RSUBBYP RMICPRPGA	Reserved LPG	RAUXRSUBO LLINLPGA AGAIN	ł	RAUXSMUT LMICPLPGA	0E9 000 000 000 000 033 010
43 44 45 46 47	2A 2B 2C 2D 2E 2F	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost	LPGAU RPGAU LPGABST	LPGAZC RPGAZC Reserved	RLINRPGA LPGAMT RPGAMT	RMIXMUT RMICNRPGA PGABSTGAIN	PLLK[8:0] wed RSUBBYP RMICPRPGA	Reserved LPG RPG Reserved	RAUXRSUBO LLINLPGA AGAIN	LMICNLPGA LAUXBSTGA	RAUXSMUT LMICPLPGA IN	0E9 000 000 000 000 033 010 010
43 44 45 46 47 48	2A 2B 2C 2D 2E 2F 30	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost	LPGAU RPGAU LPGABST RPGABST	LPGAZC RPGAZC Reserved Reserved	RLINRPGA LPGAMT RPGAMT I	RMIXMUT RMICNRPGA PGABSTGAIN	PLLK[8:0] wed RSUBBYP RMICPRPGA	Reserved LPG, RPG, Reserved SPKSTAGE	RAUXRSUBO LLINLPGA AGAIN AGAIN	LAUXBSTGA	RAUXSMUT LMICPLPGA IN	0E9 000 000 000 033 010 010 100
43 44 45 46 47 48 49	2A 2B 2C 2D 2E 2F 30 31	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control	LPGAU RPGAU LPGABST RPGABST	LPGAZC RPGAZC Reserved Reserved	RLINRPGA LPGAMT RPGAMT I	RMIXMUT RMICNRPGA -PGABSTGAIN RPGABSTGAIN RDACLMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST	Reserved LPGA RPGA Reserved SPKSTAGE AUX2BST	RAUXRSUBO LLINLPGA AGAIN AGAIN SPKBST	LAUXBSTGA RAUXBSTGA TSEN	RAUXSMUT LMICPLPGA IN IN AOUTIMP	0E9 000 000 000 033 010 010 100 100
43 44 45 46 47 48 49 50	2A 2B 2C 2D 2E 2F 30 31 32	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer	LPGAU RPGAU LPGABST RPGABST Rese	SIASV LPGAZC RPGAZC Reserved Reserved erved LAUXMXGAIN	RLINRPGA LPGAMT RPGAMT I LDACRMX	RMIXMUT RMICNRPGA PGABSTGAIN PGABSTGAIN RDACLMX LAUXLMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST	Reserved LPG, RPG, Reserved SPKSTAGE AUX2BST BYPMXGAIN	RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX	0E9 000 000 000 033 010 010 100 100 002
43 44 45 46 47 48 49	2A 2B 2C 2D 2E 2F 30 31	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control	LPGAU RPGAU LPGABST RPGABST Rese	LPGAZC RPGAZC Reserved Reserved	RLINRPGA LPGAMT RPGAMT I LDACRMX	RMIXMUT RMICNRPGA -PGABSTGAIN RPGABSTGAIN RDACLMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST	Reserved LPGA RPGA Reserved SPKSTAGE AUX2BST	RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST	LAUXBSTGA RAUXBSTGA TSEN	RAUXSMUT LMICPLPGA IN IN AOUTIMP	0E9 000 000 000 033 010 010 100 100
43 44 45 46 47 48 49 50 51	2A 2B 2C 2D 2E 2F 30 31 32 33	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer	LPGAU RPGAU LPGABST RPGABST Rese	LPGAZC RPGAZC Reserved Reserved erved LAUXMXGAIN RAUXMXGAIN	RLINRPGA LPGAMT RPGAMT I LDACRMX	RMIXMUT RMICNRPGA PGABSTGAIN PGABSTGAIN RDACLMX LAUXLMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST	Reserved LPG, RPG, Reserved SPKSTAGE AUX2BST BYPMXGAIN RBYPMXGAIN	RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX	0E9 000 000 000 033 010 010 100 100 002
43 44 45 46 47 48 49 50 51	2A 2B 2C 2D 2E 2F 30 31 32 33 34	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume	LPGAU RPGAU LPGABST RPGABST Rese	IASV LPGAZC RPGAZC Reserved Reserved erved LAUXMXGAIN RAUXMXGAIN LHPZC	RLINRPGA LPGAMT RPGAMT I LDACRMX LDACRMX LHPMUTE	RMIXMUT RMICNRPGA PGABSTGAIN PGABSTGAIN RDACLMX LAUXLMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST	Reserved LPG, RPG. Reserved SPKSTAGE AUX2BST BYPMXGAIN RBYPMXGAIN LHF	RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX	0E9 000 000 000 033 010 010 100 100 001 001
43 44 45 46 47 48 49 50 51 52 53	2A 2B 2C 2D 2E 2F 30 31 32 33 34 35	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume	LPGAU RPGAU LPGABST RPGABST Rese	BIASV LPGAZC RPGAZC Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC RHPZC	RLINRPGA LPGAMT RPGAMT I LDACRMX I LHPMUTE RHPMUTE	RMIXMUT RMICNRPGA PGABSTGAIN PGABSTGAIN RDACLMX LAUXLMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST	Reserved LPG, RPG, Reserved SPKSTAGE AUX2BST BYPMXGAIN RBYPMXGAIN LHF	RAUXRSUBC LLINLPGA AGAIN AGAIN SPKBST	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX	000 000 000 000 033 010 010 100 002 001 001 039
43 44 45 46 47 48 49 50 51 52 53 54	2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume LSPKOUT Volume	LPGAU RPGAU LPGABST RPGABST Rese	BIASV LPGAZC RPGAZC Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC RHPZC LSPKZC	RLINRPGA LPGAMT RPGAMT I LDACRMX LLHPMUTE RHPMUTE LSPKMUTE	RMIXMUT RMICNRPGA PGABSTGAIN PGABSTGAIN RDACLMX LAUXLMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST	Reserved LPG, RPG, Reserved SPKSTAGE AUX2BST BYPMXGAIN RBYPMXGAIN LHF RHF	RAUXRSUBC LLINLPGA AGAIN AGAIN SPKBST GAIN GAIN KGAIN	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX	0E9 000 000 000 033 010 010 100 002 001 001 039 039
43 44 45 46 47 48 49 50 51 52 53 54	2A 2B 2C 2D 2E 2F 30 31 32 33 34 35	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume	LPGAU RPGAU LPGABST RPGABST Rese	BIASV LPGAZC RPGAZC Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC RHPZC	RLINRPGA LPGAMT RPGAMT I LDACRMX I LHPMUTE RHPMUTE	RMIXMUT RMICNRPGA PGABSTGAIN PGABSTGAIN RDACLMX LAUXLMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST	Reserved LPG, RPG. Reserved SPKSTAGE AUX2BST BYPMXGAIN LHF RHF LSPI RSPI	RAUXRSUBO LLINLPGA AGAIN AGAIN SPKBST PGAIN PGAIN KGAIN	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX	0E9 000 000 000 033 010 010 100 002 001 001 039 039 039
43 44 45 46 47 48 49 50 51 52 53 54	2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume LSPKOUT Volume	LPGAU RPGAU LPGABST RPGABST Rese LHPVU RHPVU LSPKVU RSPKVU	BIASV LPGAZC RPGAZC Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC RHPZC LSPKZC	RLINRPGA LPGAMT RPGAMT I LDACRMX LLHPMUTE RHPMUTE LSPKMUTE	RMIXMUT RMICNRPGA PGABSTGAIN PGABSTGAIN RDACLMX LAUXLMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST E	Reserved LPG, RPG, Reserved SPKSTAGE AUX2BST BYPMXGAIN RBYPMXGAIN LHF RHF	RAUXRSUBO LLINLPGA AGAIN AGAIN SPKBST PGAIN PGAIN KGAIN	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX	0E9 000 000 000 033 010 010 100 002 001 001 039 039
43 44 45 46 47 48 49 50 51 52 53 54 55	2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Right Input PGA Gain Left ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume RSPKOUT Volume RSPKOUT Volume AUX2 Mixer	LPGAU RPGAU LPGABST RPGABST RESE LHPVU RHPVU LSPKVU RSPKVU RSPKVU Rese	IASV LPGAZC RPGAZC Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC RHPZC LSPKZC RSPKZC Erved	RLINRPGA LPGAMT RPGAMT I I LDACRMX I LHPMUTE RHPMUTE LSPKMUTE RSPKMUTE AUXOUT2MT	RMIXMUT RMICNRPGA PGABSTGAIN RPGABSTGAIN LAUXLMX RAUXRMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST L R	Reserved LPG, RPG RPG Reserved SPKSTAGE AUX2BST BYPMXGAIN LHF RHI LSPI RSPI AUX1MIX>2	RAUXRSUBO LLINLPGA AGAIN AGAIN SPKBST PGAIN PGAIN KGAIN KGAIN LADCAUX2	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX	0E9 000 000 000 033 010 010 100 002 001 001 039 039 039
43 44 45 46 47 48 49 50 51 52 53 54 55 56	2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume LSPKOUT Volume RSPKOUT Volume AUX2 Mixer AUX1 Mixer	LPGAU RPGAU LPGABST RPGABST Rese LHPVU RHPVU LSPKVU RSPKVU Rese Rese	BIASV LPGAZC RPGAZC Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC RHPZC LSPKZC RSPKZC Erved Erved	RLINRPGA LPGAMT RPGAMT I I LDACRMX I LHPMUTE RHPMUTE LSPKMUTE RSPKMUTE AUXOUT2MT AUXOUT1MT	RMIXMUT RMICNRPGA PGABSTGAIN RPGABSTGAIN LAUXLMX RAUXRMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST L F Greed LMIXAUX1	Reserved LPG, RPG RPG Reserved SPKSTAGE AUX2BST BYPMXGAIN LHF RHF LSPF RSPF AUX1MIX>2 LDACAUX1	RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST PGAIN EGAIN KGAIN LADCAUX2 RADCAUX1	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX LMIXAUX2 RMIXAUX1	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX1	0E9 000 000 000 033 010 010 100 002 001 001 039 039 039 001 001
43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58	2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume RSPKOUT Volume RSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4	LPGAU RPGAU LPGABST RPGABST Rese LHPVU RHPVU LSPKVU RSPKVU Rese Rese LPDAC	BIASV LPGAZC RPGAZC Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC RHPZC LSPKZC RSPKZC RSPKZC ETVED	RLINRPGA LPGAMT RPGAMT I I LDACRMX I LHPMUTE RHPMUTE LSPKMUTE RSPKMUTE AUXOUT2MT	RMIXMUT RMICNRPGA PGABSTGAIN RPGABSTGAIN LAUXLMX RAUXRMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST L R	Reserved LPG, RPG RPG Reserved SPKSTAGE AUX2BST BYPMXGAIN LHF RHI LSPI RSPI AUX1MIX>2	RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST PGAIN EGAIN KGAIN LADCAUX2 RADCAUX1	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX LMIXAUX2 RMIXAUX1	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX	0E9 000 000 000 033 010 010 100 002 001 001 039 039 039
43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58	2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A Time \$	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RSPKOUT Volume RSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4 Stot and ADCOUT Imp	LPGAU RPGAU LPGABST RPGABST Rese LHPVU RHPVU LSPKVU RSPKVU Rese Rese LPDAC	BIASV LPGAZC RPGAZC Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC RHPZC LSPKZC RSPKZC RSPKZC ETVED	RLINRPGA LPGAMT RPGAMT I I LDACRMX I LHPMUTE RHPMUTE LSPKMUTE RSPKMUTE AUXOUT2MT AUXOUT1MT	RMIXMUT RMICNRPGA PGABSTGAIN RPGABSTGAIN LAUXLMX RAUXRMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX IBST L F LMIXAUX I MICBIASM	Reserved LPG, RPG RPG Reserved SPKSTAGE AUX2BST BYPMXGAIN LHF RHF LSPF RSPF AUX1MIX>2 LDACAUX1	RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST PGAIN EGAIN KGAIN LADCAUX2 RADCAUX1	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX LMIXAUX2 RMIXAUX1	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX1	0E9 000 000 033 010 010 100 002 001 001 039 039 039 001 001
43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58	2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume RSPKOUT Volume RSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4	LPGAU RPGAU LPGABST RPGABST Rese LHPVU RHPVU LSPKVU RSPKVU Rese Rese LPDAC	BIASV LPGAZC RPGAZC Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC RHPZC LSPKZC RSPKZC RSPKZC ETVED	RLINRPGA LPGAMT RPGAMT I I LDACRMX I LHPMUTE RHPMUTE LSPKMUTE RSPKMUTE AUXOUT2MT AUXOUT1MT	RMIXMUT RMICNRPGA PGABSTGAIN RPGABSTGAIN LAUXLMX RAUXRMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST L F Greed LMIXAUX1	Reserved LPG, RPG RPG Reserved SPKSTAGE AUX2BST BYPMXGAIN LHF RHF LSPF RSPF AUX1MIX>2 LDACAUX1	RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST PGAIN EGAIN KGAIN LADCAUX2 RADCAUX1	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX LMIXAUX2 RMIXAUX1	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX1	0E9 000 000 000 033 010 010 100 002 001 001 039 039 039 001 001
43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 PCM	2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A Time §	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RSPKOUT Volume RSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4 Stot and ADCOUT Imp	LPGAU RPGAU LPGABST RPGABST Resc LHPVU RHPVU LSPKVU RSPKVU RSPKVU LPDAC Resc LPDAC	BIASV LPGAZC RPGAZC RPGAZC Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC LSPKZC RSPKZC RSPKZC RYPZC TUPIPBST Control	RLINRPGA LPGAMT RPGAMT I LDACRMX LHPMUTE RHPMUTE LSPKMUTE AUXOUTEMT AUXOUTIMT LPADC	RMIXMUT RMICNRPGA PGABSTGAIN RPGABSTGAIN RDACLMX LAUXLMX RAUXRMX RAUXRMX RAUXRMX	RSUBBYP RMICPRPGA AUX1BST AUX1BST L Erved LMIXAUX1 MICBIASM LTSLOT[8:0]	Reserved LPG, RPG. Reserved SPKSTAGE AUX2BST BYPMXGAIN BYPMXGAIN LHF RHI LSPI RSPI AUX1MIX>2 LDACAUX1 REGV	RAUXRSUBC LLINLPGA AGAIN AGAIN SPKBST GAIN GAIN KGAIN KGAIN LADCAUX2 RADCAUX1	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX LMIXAUX2 RMIXAUX1 IE	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX1 ADJ	0E9 000 000 033 010 010 100 002 001 001 039 039 039 001 001
43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 PCM	2A 2B 2C 2D 2E 30 31 32 33 34 35 36 37 38 39 3A Time S 3B 3C	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume RSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4 Stot and ADCOUT Imp Left Time Slot Misc	LPGAU RPGAU LPGABST RPGABST Rese LHPVU RHPVU LSPKVU RSPKVU Rese Rese LPDAC	BIASV LPGAZC RPGAZC Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC RHPZC LSPKZC RSPKZC RSPKZC ETVED	RLINRPGA LPGAMT RPGAMT I I LDACRMX I LHPMUTE RHPMUTE LSPKMUTE RSPKMUTE AUXOUT2MT AUXOUT1MT	RMIXMUT RMICNRPGA PGABSTGAIN RPGABSTGAIN LAUXLMX RAUXRMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST L srved LMIXAUX1 MICBIASM LTSLOT[8:0] PUDPE	Reserved LPG, RPG RPG Reserved SPKSTAGE AUX2BST BYPMXGAIN LHF RHF LSPF RSPF AUX1MIX>2 LDACAUX1	RAUXRSUBG LLINLPGA AGAIN AGAIN SPKBST PGAIN EGAIN KGAIN LADCAUX2 RADCAUX1	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX LMIXAUX2 RMIXAUX1	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX1	0E9 000 000 000 033 010 010 100 002 001 001 039 039 039 039 001 001 000
43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 PCM 60 61	2A 2B 2C 2D 2E 30 31 32 33 34 35 36 37 38 39 3A Time \$ 3B 3C 3D	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Right Input PGA Gain Left ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume LSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4 Slot and ADCOUT Imp Left Time Slot Misc Right Time Slot	LPGAU RPGAU LPGABST RPGABST Resc LHPVU RHPVU LSPKVU RSPKVU RSPKVU LPDAC Resc LPDAC	BIASV LPGAZC RPGAZC RPGAZC Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC LSPKZC RSPKZC RSPKZC RYPZC TUPIPBST Control	RLINRPGA LPGAMT RPGAMT I LDACRMX LHPMUTE RHPMUTE LSPKMUTE AUXOUTEMT AUXOUTIMT LPADC	RMIXMUT RMICNRPGA PGABSTGAIN RPGABSTGAIN RDACLMX LAUXLMX RAUXRMX RAUXRMX RAUXRMX	RSUBBYP RMICPRPGA AUX1BST AUX1BST L Erved LMIXAUX1 MICBIASM LTSLOT[8:0]	Reserved LPG, RPG. Reserved SPKSTAGE AUX2BST BYPMXGAIN BYPMXGAIN LHF RHI LSPI RSPI AUX1MIX>2 LDACAUX1 REGV	RAUXRSUBC LLINLPGA AGAIN AGAIN SPKBST GAIN GAIN KGAIN KGAIN LADCAUX2 RADCAUX1	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX LMIXAUX2 RMIXAUX1 IE	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX1 ADJ	0E9 000 000 000 033 010 010 100 002 001 001 039 039 039 039 001 001
43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 PCM 60 61	2A 2B 2C 2D 2E 30 31 32 33 34 35 36 37 38 39 3A Time \$ 3B 3C 3D	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Right Input PGA Gain Left ADC Boost Right ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume RSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4 Stot and ADCOUT Imp Left Time Slot Misc	LPGAU RPGAU LPGABST RPGABST Resc LHPVU RHPVU LSPKVU RSPKVU RSPKVU LPDAC Resc LPDAC	BIASV LPGAZC RPGAZC RPGAZC Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC LSPKZC RSPKZC RSPKZC RYPZC TUPIPBST Control	RLINRPGA LPGAMT RPGAMT I LDACRMX LHPMUTE RHPMUTE LSPKMUTE AUXOUTEMT AUXOUTIMT LPADC	RMIXMUT RMICNRPGA PGABSTGAIN RPGABSTGAIN RDACLMX LAUXLMX RAUXRMX RAUXRMX RAUXRMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST L srved LMIXAUX1 MICBIASM LTSLOT[8:0] PUDPE	Reserved LPG, RPG. Reserved SPKSTAGE AUX2BST BYPMXGAIN BYPMXGAIN LHF RHI LSPI RSPI AUX1MIX>2 LDACAUX1 REGV	RAUXRSUBC LLINLPGA AGAIN AGAIN SPKBST GAIN GAIN KGAIN KGAIN LADCAUX2 RADCAUX1	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX LMIXAUX2 RMIXAUX1 IE	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX1 ADJ	0E9 000 000 000 033 010 010 100 002 001 001 039 039 039 039 001 001 000
43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 PCM 60 61	2A 2B 2C 2D 2E 30 31 32 33 34 35 36 37 38 39 3A Time \$ 3B 3C 3D	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Right Input PGA Gain Left ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume LSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4 Slot and ADCOUT Imp Left Time Slot Misc Right Time Slot	LPGAU RPGAU LPGABST RPGABST Resc LHPVU RHPVU LSPKVU RSPKVU RSPKVU LPDAC Resc LPDAC	BIASV LPGAZC RPGAZC RPGAZC Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC LSPKZC RSPKZC RSPKZC RYPZC TUPIPBST Control	RLINRPGA LPGAMT RPGAMT I LDACRMX LHPMUTE RHPMUTE LSPKMUTE AUXOUTEMT AUXOUTIMT LPADC	RMIXMUT RMICNRPGA PGABSTGAIN RPGABSTGAIN RDACLMX LAUXLMX RAUXRMX RAUXRMX RAUXRMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST L srved LMIXAUX1 MICBIASM LTSLOT[8:0] PUDPE	Reserved LPG, RPG RPG Reserved SPKSTAGE AUX2BST BYPMXGAIN LHI RHI LSPI RSPI AUX1MIX>2 LDACAUX1 REGV	RAUXRSUBC LLINLPGA AGAIN AGAIN SPKBST GAIN GAIN KGAIN KGAIN LADCAUX2 RADCAUX1	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX LMIXAUX2 RMIXAUX1 IE	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX1 ADJ	0E9 000 000 000 033 010 010 100 002 001 001 039 039 039 039 001 001 000
43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 PCM 60 61 Silicon	2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A Time \$ 3B 3C 3D	3D control Reserved Right Speaker Submix Input Control Left Input PGA Gain Right Input PGA Gain Right Input PGA Gain Left ADC Boost Output Control Left Mixer Right Mixer LHP Volume RHP Volume LSPKOUT Volume AUX2 Mixer AUX1 Mixer Power Management 4 Slot and ADCOUT Imp Left Time Slot Misc Right Time Slot Sion and Device ID	LPGAU RPGAU RPGABT RPGABST RESE LHPVU RHPVU LSPKVU RSPKVU RSPKVU RSPKVU LPDAC edance Option	BIASV LPGAZC RPGAZC RPGAZC Reserved Reserved LAUXMXGAIN RAUXMXGAIN LHPZC LSPKZC RSPKZC RSPKZC RYPZC TUPIPBST Control	RLINRPGA LPGAMT RPGAMT I LDACRMX LHPMUTE RHPMUTE LSPKMUTE AUXOUTEMT AUXOUTIMT LPADC	RMIXMUT RMICNRPGA PGABSTGAIN RPGABSTGAIN RDACLMX LAUXLMX RAUXRMX RAUXRMX RAUXRMX	PLLK[8:0] ved RSUBBYP RMICPRPGA AUX1BST LMIXAUX1 MICBIASM LTSLOT[8:0] PUDPE RTSLOT[8:0]	Reserved LPG, RPG RPG Reserved SPKSTAGE AUX2BST BYPMXGAIN LHI RHI LSPI RSPI AUX1MIX>2 LDACAUX1 REGV	RAUXRSUBC LLINLPGA AGAIN AGAIN SPKBST GAIN GAIN KGAIN KGAIN LADCAUX2 RADCAUX1	LAUXBSTGA RAUXBSTGA TSEN LBYPLMX RBYPRMX LMIXAUX2 RMIXAUX1 IE	RAUXSMUT LMICPLPGA IN IN AOUTIMP LDACLMX RDACRMX LDACAUX2 RDACAUX1 ADJ	0E9 000 000 000 033 010 010 100 002 001 001 039 039 039 001 001 000



5 Package Dimensions


32-lead plastic QFN 32L; 5X5mm², 0.8mm thickness, 0.5mm lead pitch





6 Ordering Information

Nuvoton Part Number Description



Version History

VERSION	DATE	PAGE	DESCRIPTION
A0.0	February, 2008	NA	Preliminary Revision
A0.6	May 2008	NA	Preliminary Revision
A0.86	September 2008	NA	Preliminary Revision
A1.0	Nov. 06, 2008	NA	Correct minor errata; minor text improvements – D. Wilson
A1.1	Dec. 21, 2009	20	Updated Package Dimension Information - D. Wilson

Table 4: Version History

Important Notice

Nuvoton products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Furthermore, Nuvoton products are not intended for applications wherein failure of Nuvoton products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Nuvoton customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Nuvoton for any damages resulting from such improper use or sales.

Please note that all data and specifications are subject to change without notice.

All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.