Distributed by:

JAMECO

ELECTRONICS

# www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

Jameco Part Number 1957584



January 2008

# 74AC273, 74ACT273 Octal D-Type Flip-Flop

#### **Features**

- Ideal buffer for microprocessor or memory
- Eight edge-triggered D-type flip-flops
- Buffered common clock
- Buffered, asynchronous master reset
- See 377 for clock enable version
- See 373 for transparent latch version
- See 374 for 3-STATE version
- Outputs source/sink 24mA
- 74ACT273 has TTL-compatible inputs

# **General Description**

The AC273 and ACT273 have eight edge-triggered D-type flip-flops with individual D-type inputs and Q outputs. The common buffered Clock (CP) and Master Reset  $(\overline{\text{MR}})$  input load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D-type input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flip-flop's Q output.

All outputs will be forced LOW independently of Clock or Data inputs by a LOW voltage level on the  $\overline{\text{MR}}$  input. The device is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

# **Ordering Information**


Order Number	Package Number	Package Description
74AC273SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74AC273SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74AC273MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
74AC273PC	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
74ACT273SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74ACT273SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ACT273MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.



All packages are lead free per JEDEC: J-STD-020B standard.


# **Connection Diagram**



# **Pin Description**

Pin Names	Description
D <sub>0</sub> –D <sub>7</sub>	Data Inputs
MR	Master Reset
СР	Clock Pulse Input
Q <sub>0</sub> –Q <sub>7</sub>	Data Outputs

# **Logic Symbols**



# 

# **Mode Select-Function Table**

	ı	nputs	Outputs	
Operating Mode	MR	СР	D <sub>n</sub>	Q <sub>n</sub>
Reset (Clear)	L	Х	Х	L
Load '1'	Н	~	Н	Н
Load '0'	Н	~	L	L


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

∠ = LOW-to-HIGH Transition

# **Logic Diagram**



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
I <sub>IK</sub>	DC Input Diode Current	
	$V_{I} = -0.5V$	–20mA
	$V_{I} = V_{CC} + 0.5$	+20mA
V <sub>I</sub>	DC Input Voltage	-0.5V to V <sub>CC</sub> + 0.5V
I <sub>OK</sub>	DC Output Diode Current	
	$V_{O} = -0.5V$	–20mA
	$V_{O} = V_{CC} + 0.5V$	+20mA
Vo	DC Output Voltage	-0.5V to V <sub>CC</sub> + 0.5V
Io	DC Output Source or Sink Current	±50mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current per Output Pin	±50mA
T <sub>STG</sub>	Storage Temperature	−65°C to +150°C
TJ	Junction Temperature	140°C

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	
	AC	2.0V to 6.0V
	ACT	4.5V to 5.5V
VI	Input Voltage	0V to V <sub>CC</sub>
Vo	Output Voltage	0V to V <sub>CC</sub>
T <sub>A</sub>	Operating Temperature	-40°C to +85°C
ΔV / Δt	Minimum Input Edge Rate, AC Devices:	125mV/ns
	$V_{\text{IN}}$ from 30% to 70% of $V_{\text{CC}}$ , $V_{\text{CC}}$ @ 3.3V, 4.5V, 5.5V	
ΔV / Δt	Minimum Input Edge Rate, ACT Devices:	125mV/ns
	V <sub>IN</sub> from 0.8V to 2.0V, V <sub>CC</sub> @ 4.5V, 5.5V	

# **DC Electrical Characteristics for AC**

				<b>T</b> <sub>A</sub> = -	+25°C	T <sub>A</sub> = -40°C to +85°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Тур.	G	uaranteed Limits	Units
V <sub>IH</sub>	Minimum HIGH Level	3.0	$V_{OUT} = 0.1V$ or	1.5	2.1	2.1	V
	Input Voltage	4.5	V <sub>CC</sub> – 0.1V	2.25	3.15	3.15	
		5.5		2.75	3.85	3.85	
V <sub>IL</sub>	Maximum LOW Level	3.0	$V_{OUT} = 0.1V$ or	1.5	0.9	0.9	V
	Input Voltage	4.5	V <sub>CC</sub> – 0.1V	2.25	1.35	1.35	
		5.5		2.75	1.65	1.65	
V <sub>OH</sub>	Minimum HIGH Level	3.0	$I_{OUT} = -50\mu A$	2.99	2.9	2.9	V
	Output Voltage	4.5		4.49	4.4	4.4	
		5.5		5.49	5.4	5.4	
		3.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -12\text{mA}$		2.56	2.46	
		4.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -24\text{mA}$		3.86	3.76	
		5.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -24\text{mA}^{(1)}$		4.86	4.76	
V <sub>OL</sub>	Maximum LOW Level	3.0	$I_{OUT} = 50\mu A$	0.002	0.1	0.1	V
	Output Voltage	4.5		0.001	0.1	0.1	
		5.5		0.001	0.1	0.1	
		3.0	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 12\text{mA}$		0.36	0.44	
		4.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 24\text{mA}$		0.36	0.44	
		5.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 24\text{mA}^{(1)}$		0.36	0.44	
I <sub>IN</sub> <sup>(2)</sup>	Maximum Input Leakage Current	5.5	$V_I = V_{CC}$ , GND		±0.1	±1.0	μA
I <sub>OLD</sub>	Minimum Dynamic	5.5	V <sub>OLD</sub> = 1.65V Max.			75	mA
I <sub>OHD</sub>	Output Current <sup>(3)</sup>	5.5	V <sub>OHD</sub> = 3.85V Min.			<b>–</b> 75	mA
I <sub>CC</sub> <sup>(2)</sup>	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		4.0	40.0	μA

#### Notes:

- 1. All outputs loaded; thresholds on input associated with output under test.
- 2.  $I_{IN}$  and  $I_{CC}$  @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V  $V_{CC}$ .
- 3. Maximum test duration 2.0ms, one output loaded at a time.

# **DC Electrical Characteristics for ACT**

				T <sub>A</sub> = -	+25°C	$T_A = -40$ °C to +85°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Тур.	G	uaranteed Limits	Units
V <sub>IH</sub>	Minimum HIGH Level	4.5	$V_{OUT} = 0.1V$ or	1.5	2.0	2.0	V
	Input Voltage	5.5	V <sub>CC</sub> – 0.1V	1.5	2.0	2.0	
V <sub>IL</sub>	Maximum LOW	4.5	$V_{OUT} = 0.1V$ or	1.5	0.8	0.8	V
	Level Input Voltage	5.5	V <sub>CC</sub> – 0.1V	1.5	0.8	0.8	
V <sub>OH</sub>	Minimum HIGH Level	4.5	$I_{OUT} = -50\mu A$	4.49	4.4	4.4	V
	Output Voltage	5.5		5.49	5.4	5.4	
		4.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -24\text{mA}$		3.86	3.76	
		5.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OH} = -24\text{mA}^{(4)}$		4.86	4.76	
V <sub>OL</sub>	Maximum LOW	4.5	$I_{OUT} = 50\mu A$	0.001	0.1	0.1	V
	Level Output Voltage	5.5		0.001	0.1	0.1	
		4.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 24\text{mA}$		0.36	0.44	
		5.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$ $I_{OL} = 24\text{mA}^{(4)}$		0.36	0.44	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	$V_I = V_{CC}$ , GND		±0.1	±1.0	μA
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	$V_{I} = V_{CC} - 2.1V$	0.6		1.5	mA
I <sub>OLD</sub>	Minimum Dynamic	5.5	$V_{OLD} = 1.65V Max.$			75	mA
I <sub>OHD</sub>	Output Current <sup>(5)</sup>	5.5	$V_{OHD} = 3.85V$ Min.			<b>–</b> 75	mA
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		4.0	40.0	μA

#### Notes:

- 4. All outputs loaded; thresholds on input associated with output under test.
- 5. Maximum test duration 2.0ms, one output loaded at a time.

# **AC Electrical Characteristics for AC**

			T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF		$T_A = -40$ °C to +85°C, $C_L = 50$ pF			
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(6)</sup>	Min.	Тур.	Max.	Min.	Max.	Units
f <sub>MAX</sub>	Maximum Clock Frequency	3.3	90	125		75		MHz
		5.0	140	175		125		
t <sub>PLH</sub>	Propagation Delay,	3.3	4.0	7.0	12.5	3.0	14.0	ns
	Clock to Output	5.0	3.0	5.5	9.0	2.5	10.0	
t <sub>PHL</sub>	Propagation Delay,	3.3	4.0	7.0	13.0	3.5	14.5	ns
	Clock to Output	5.0	3.0	5.0	10.0	2.5	11.0	
t <sub>PHL</sub>	Propagation Delay,	3.3	4.0	7.0	13.0	3.5	14.0	ns
	MR to Output	5.0	3.0	5.0	10.0	2.5	10.5	

#### Note:

6. Voltage range 3.3 is 3.3V  $\pm$  0.3V. Voltage range 5.0 is 5.0V  $\pm$  0.5V.

# **AC Operating Requirements for AC**

			T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF		$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C},$ $C_{L} = 50\text{pF}$	
Symbol	Parameter	$V_{CC}(V)^{(7)}$	Тур.	Gu	aranteed Minimum	Units
t <sub>S</sub>	Setup Time, HIGH or LOW,	3.3	3.5	5.5	6.0	ns
	Data to CP	5.0	2.5	4.0	4.5	
t <sub>H</sub>	Hold Time, HIGH or LOW,	3.3	-2.0	0	0	ns
	Data to CP	5.0	-1.0	1.0	1.0	
t <sub>W</sub>	Clock Pulse Width, HIGH or LOW	3.3	3.5	5.5	6.0	ns
		5.0	2.5	4.0	4.5	
t <sub>W</sub>	MR Pulse Width, HIGH or LOW	3.3	2.0	5.5	6.0	ns
		5.0	1.5	4.0	4.5	
t <sub>rec</sub>	Recovery Time, MR to CP	3.3	1.5	3.5	4.5	ns
		5.0	1.0	2.0	3.0	

#### Note

7. Voltage range 3.3 is  $3.3V \pm 0.3V$ . Voltage range 5.0 is  $5.0V \pm 0.5V$ .

# **AC Electrical Characteristics for ACT**

			T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF		$T_A = -40$ °C to +85°C, $C_L = 50$ pF			
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(8)</sup>	Min.	Тур.	Max.	Min.	Max.	Units
f <sub>MAX</sub>	Maximum Clock Frequency	2.0	125	189		110		MHz
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay, CP to Q <sub>n</sub>	5.0	1.5	6.5	8.5	1.5	9.0	ns
t <sub>PHL</sub>	Propagation Delay, MR to Q <sub>n</sub>	5.0	1.5	7.0	9.0	1.5	8.5	ns

#### Note:

8. Voltage range 5.0 is  $5.0V \pm 0.5V$ .

# **AC Operating Requirements for ACT**

			T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF		5°C, $T_A = -40$ °C to +85°C, $C_L = 50$ pF	
Symbol	Parameter	V <sub>CC</sub> (V) <sup>(9)</sup>	Тур.	Gua	aranteed Minimum	Units
t <sub>S</sub>	Setup Time, HIGH or LOW, D <sub>n</sub> to CP	5.0	1.0	3.5	3.5	ns
t <sub>H</sub>	Hold Time, HIGH or LOW, D <sub>n</sub> to CP	5.0	-0.5	1.5	1.5	ns
t <sub>W</sub>	Clock Pulse Width, HIGH or LOW	5.0	2.0	4.0	4.0	ns
t <sub>W</sub>	MR Pulse Width, HIGH or LOW	5.0	1.5	4.0	4.0	ns
t <sub>W</sub>	Recovery Time, MR to CP	5.0	0.5	3.0	3.0	ns

#### Note:

9. Voltage range 5.0 is  $5.0V \pm 0.5V$ .

# Capacitance

Symbol	Parameter	Conditions	Тур.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = OPEN	4.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance for AC	V <sub>CC</sub> = 5.0V	50.0	pF
	Power Dissipation Capacitance for ACT		40.0	


# **Physical Dimensions** 13.00 12.60 11.43 9.50 10.65 7.60 10.00 7.40 0.51 PIN ONE 0.35 INDICATOR **⊕** 0.25 **M** C B A LAND PATTERN RECOMMENDATION 2.65 MAX SEE DETAIL A 0.33 С 0.20 △ 0.10 C 0.30 0.10 0.75 0.25 × 45° NOTES: UNLESS OTHERWISE SPECIFIED (R0.10) A) THIS PACKAGE CONFORMS TO JEDEC GAGE PLANE MS-013, VARIATION AC, ISSUE E (R0.10) B) ALL DIMENSIONS ARE IN MILLIMETERS. 0.25 C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS. D) CONFORMS TO ASME Y14.5M-1994 1.27 0.40 SEATING PLANE E) LANDPATTERN STANDARD: SOIC127P1030X265-20L -(1.40) F) DRAWING FILENAME: MKT-M20BREV3 DETAIL A


Figure 1. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.


Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/


# Physical Dimensions (Continued)






LAND PATTERN RECOMMENDATION





#### NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
  B. DIMENSIONS ARE IN MILLIMETERS.
  C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.



M20DREVC


Figure 2. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide


Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.


Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

http://www.fairchildsemi.com/packaging/

# Physical Dimensions (Continued)







DIMENSIONS ARE IN MILLIMETERS

#### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE  $7/93.\,$
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

# 0 - 8°7 GAGE PLANE 0 - 8°7 SEATING PLANE R0.09min DETAIL A

SEE DETAIL A


#### MTC20REVD1


#### Figure 3. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

### Physical Dimensions (Continued)





NOTES:
A. CONFORMS TO JEDEC REGISTRATION MS-001,
VARIATIONS AD.

**B. ALL DIMENSIONS ARE IN MILLIMETERS** 

© DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED

0.25MM.

(D. DOES NOT INCLUDE DAMBAR PROTRUSIONS. DAMBAR PROTRUSIONS SHALL NOT EXCEED

E. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994. F. DRAWING FILE NAME: N20AREV8

Figure 4. 20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>®</sup>
Build it Now<sup>™</sup>
CorePLUS<sup>™</sup>
CROSSVOLT<sup>™</sup>
CTL<sup>™</sup>

Current Transfer Logic™ EcoSPARK® EZSWITCH™ \*

FI M

Fairchild Semiconductor®

FACT Quiet Series™
FACT®
FAST®
FastvCore™
FlashWriter®
\*

FPS™ FRFET®

Global Power Resource<sup>SM</sup>

Green FPS™

Green FPS™ e-Series™

GTOTM

i-LoTM

IntelliMAXTM

ISOPLANARTM

MograPuck TM

MegaBuck™ MICROCOUPLER™ MicroFET™

MicroPak™ MillerDrive™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR® PDP-SPM<sup>TM</sup>
Power220<sup>®</sup>
Power247<sup>®</sup>
POWEREDGE<sup>®</sup>
Power-SPM<sup>TM</sup>
PowerTrench<sup>®</sup>

Programmable Active Droop™

QFET® QS™

QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™

SPM<sup>®</sup>
STEALTH™
SuperFET™
SuperSOT™-3
SuperSOT™-6

SuperSOT™-8

SyncFET™ System® GENERAL

The Power Franchise®

franchise
TinyBoost™
TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
µSerDes™
UHC®

Ultra FRFET™ UniFET™ VCX™

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. 132