

February 2013

# **Motion-SPM**

# **FSB50450US**

# SPM® Smart Power Module

### **Features**

- 500V  $R_{DS(on)}$ =2.4 $\Omega$ (max) 3-phase FRFET inverter including high voltage integrated circuit (HVIC)
- 3 divided negative dc-link terminals for inverter current sensing applications
- · HVIC for gate driving and undervoltage protection
- 3/5V CMOS/TTL compatible, active-high interface
- · Optimized for low electromagnetic interference
- · Isolation voltage rating of 1500Vrms for 1min.
- · Surface mounted device package
- · Moisture Sensitive Level (MSL) 3

# **General Description**

FSB50450US is a tiny SPM® smart power module based on FRFET technology as a compact inverter solution for small power motor drive applications such as fan motors and water suppliers. It is composed of 6 fast-recovery MOSFET (FRFET), and 3 half-bridge HVICs for FRFET gate driving. FSB50450US provides low electromagnetic interference (EMI) characteristics with optimized switching speed. Moreover, since it employs FRFET as a power switch, it has much better ruggedness and larger safe operation area (SOA) than that of an IGBT-based power module or one-chip solution. The package is optimized for the thermal performance and compactness for the use in the built-in motor application and any other application where the assembly space is concerned. FSB50450US is the most solution for the compact inverter providing the energy efficiency, compactness, and low electromagnetic interference.




# **Absolute Maximum Ratings**

| Symbol   | Parameter  | Conditions  | Rating         | Units            |
|--|--|---|----------------|------------------|
| V <sub>PN</sub>                                      | DC Link Input Voltage,<br>Drain-source Voltage of each FRFET |   | 500            | V                |
| I <sub>D25</sub>                                     | Each FRFET Drain Current, Continuous                         | T <sub>C</sub> = 25°C                                       | 1.5            | Α                |
| I <sub>D80</sub>                                     | Each FRFET Drain Current, Continuous                         | T <sub>C</sub> = 80°C                                       | 1.1            | Α                |
| I <sub>DP</sub>                                      | Each FRFET Drain Current, Peak                               | T <sub>C</sub> = 25°C, PW < 100μs                           | 3.8            | Α                |
| I <sub>DRMS</sub>                                    | Each FRFET Drain Current, Rms                                | T <sub>C</sub> = 80°C, F <sub>PWM</sub> < 20KHz             | 0.8            | A <sub>rms</sub> |
| P <sub>D</sub>                                       | Maximum Power Dissipation                                    | T <sub>C</sub> = 25°C, Each FRFET                           | 14             | W                |
| V <sub>CC</sub> Control Supply Voltage               |  | Applied between V <sub>CC</sub> and COM                     | 20             | V                |
| V <sub>BS</sub>                                      | High-side Bias Voltage                                       | Applied between $V_{B(U)}$ -U, $V_{B(V)}$ -V, $V_{B(W)}$ -W | 20             | V                |
| V <sub>IN</sub>                                      | Input Signal Voltage   | Applied between IN and COM                                  | -0.3 ~ VCC+0.3 | V                |
| TJ   | Operating Junction Temperature                               |   | -40 ~ 150      | °C               |
| T <sub>STG</sub>                                     | Storage Temperature  |   | -50 ~ 150      | °C               |
| R <sub>θJC</sub> Junction to Case Thermal Resistance |  | Each FRFET under inverter operating condition (Note 1)      | 8.9            | °C/W             |
| V <sub>ISO</sub>                                     | Isolation Voltage  | 60Hz, Sinusoidal, 1 minute, Connection pins to heatsink     | 1500           | V <sub>rms</sub> |

# **Pin Descriptions**

| Pin Number | Pin Name           | Pin Description   |  |
|------------|--------------------|---|--|
| 1          | СОМ                | IC Common Supply Ground                                 |  |
| 2          | V <sub>B(U)</sub>  | Bias Voltage for U Phase High Side FRFET Driving        |  |
| 3          | V <sub>CC(U)</sub> | Bias Voltage for U Phase IC and Low Side FRFET Driving  |  |
| 4          | IN <sub>(UH)</sub> | Signal Input for U Phase High-side                      |  |
| 5          | IN <sub>(UL)</sub> | Signal Input for U Phase Low-side                       |  |
| 6          | V <sub>S(U)</sub>  | Bias Voltage Ground for U Phase High Side FRFET Driving |  |
| 7          | V <sub>B(V)</sub>  | Bias Voltage for V Phase High Side FRFET Driving        |  |
| 8          | V <sub>CC(V)</sub> | Bias Voltage for V Phase IC and Low Side FRFET Driving  |  |
| 9          | IN <sub>(VH)</sub> | Signal Input for V Phase High-side                      |  |
| 10         | IN <sub>(VL)</sub> | Signal Input for V Phase Low-side                       |  |
| 11         | V <sub>S(V)</sub>  | Bias Voltage Ground for V Phase High Side FRFET Driving |  |
| 12         | V <sub>B(W)</sub>  | Bias Voltage for W Phase High Side FRFET Driving        |  |
| 13         | V <sub>CC(W)</sub> | Bias Voltage for W Phase IC and Low Side FRFET Driving  |  |
| 14         | IN <sub>(WH)</sub> | Signal Input for W Phase High-side                      |  |
| 15         | IN <sub>(WL)</sub> | Signal Input for W Phase Low-side                       |  |
| 16         | V <sub>S(W)</sub>  | Bias Voltage Ground for W Phase High Side FRFET Driving |  |
| 17         | Р                  | Positive DC-Link Input                                  |  |
| 18         | U                  | Output for U Phase                                      |  |
| 19         | N <sub>U</sub>     | Negative DC-Link Input for U Phase                      |  |
| 20         | N <sub>V</sub>     | Negative DC-Link Input for V Phase                      |  |
| 21         | V                  | Output for V Phase                                      |  |
| 22         | N <sub>W</sub>     | Negative DC-Link Input for W Phase                      |  |
| 23         | W                  | Output for W Phase                                      |  |



Note:
Source terminal of each low-side MOSFET is not connected to supply ground or bias voltage ground inside SPM®. External connections should be made as indicated in Figure 2 and 5.

Figure 1. Pin Configuration and Internal Block Diagram (Bottom View)

# $\textbf{Electrical Characteristics} \ \, (\text{T}_{\text{J}} = 25^{\circ}\text{C}, \, \text{V}_{\text{CC}} = \text{V}_{\text{BS}} = 15\text{V Unless Otherwise Specified})$

## Inverter Part (Each FRFET Unless Otherwise Specified)

| Symbol                                 | Parameter                                 | Conditions   | Min | Тур  | Max    | Units |
|--|---|--|-----|------|--------|-------|
| BV <sub>DSS</sub>                      | Drain-Source Breakdown<br>Voltage         | V <sub>IN</sub> = 0V, I <sub>D</sub> = 250μA (Note 2)  | 500 | -    | -      | V     |
| $\Delta BV_{DSS}/$ $\Delta T_{J}$      | Breakdown Voltage Temperature Coefficient | I <sub>D</sub> = 250μA, Referenced to 25°C   | -   | 0.53 | -      | V     |
| I <sub>DSS</sub>                       | Zero Gate Voltage<br>Drain Current        | V <sub>IN</sub> = 0V, V <sub>DS</sub> = 500V   | -   | -    | 250    | μΑ    |
| R <sub>DS(on)</sub>                    | Static Drain-Source<br>On-Resistance      | V <sub>CC</sub> = V <sub>BS</sub> = 15V, V <sub>IN</sub> = 5V, I <sub>D</sub> = 1.0A   |     | 1.9  | 2.4    | Ω     |
| V <sub>SD</sub>                        | Drain-Source Diode<br>Forward Voltage     | V <sub>CC</sub> = V <sub>BS</sub> = 15V, V <sub>IN</sub> = 0V, I <sub>D</sub> = -1.0A  |     | -    | 1.2    | V     |
| t <sub>ON</sub>                        |   | $V_{PN}$ = 300V, $V_{CC}$ = $V_{BS}$ = 15V, $I_{D}$ = 1.0A $V_{IN}$ = 0V $\leftrightarrow$ 5V Inductive load L=3mH High- and low-side FRFET switching (Note 3) |     | 1250 | -      | ns    |
| t <sub>OFF</sub>                       |   |  |     | 500  | -      | ns    |
| t <sub>rr</sub>                        | Switching Times                           |  |     | 200  | -      | ns    |
| E <sub>ON</sub>                        |   |  |     | 80   | -      | μJ    |
| E <sub>OFF</sub>                       |   |  |     | 10   | -      | μJ    |
| RBSOA Reverse-bias Safe Operating Area |   | $V_{PN}$ = 400V, $V_{CC}$ = $V_{BS}$ = 15V, $I_{D}$ = $I_{DP}$ , $V_{DS}$ =BV <sub>DSS</sub> , $T_{J}$ = 150°C<br>High- and low-side FRFET switching (Note 4)  |     | Full | Square |       |

# Control Part (Each HVIC Unless Otherwise Specified)

| Symbol            | Parameter                         |   | Conditions  | Min | Тур | Max | Units |
|-------------------|-----------------------------------|---|---|-----|-----|-----|-------|
| I <sub>QCC</sub>  | Quiescent V <sub>CC</sub> Current | V <sub>CC</sub> =15V, V <sub>IN</sub> =0V               | Applied between V <sub>CC</sub> and COM                     | -   | -   | 160 | μΑ    |
| I <sub>QBS</sub>  | Quiescent V <sub>BS</sub> Current | V <sub>BS</sub> =15V, V <sub>IN</sub> =0V               | Applied between $V_{B(U)}$ -U, $V_{B(V)}$ -V, $V_{B(W)}$ -W | -   | -   | 100 | μΑ    |
| UV <sub>CCD</sub> | Low-side Undervoltage             | V <sub>CC</sub> Undervoltage Protection Detection Level |   | 7.4 | 8.0 | 9.4 | V     |
| UV <sub>CCR</sub> | Protection (Figure 6)             | V <sub>CC</sub> Undervoltage Protection Reset Level     |   | 8.0 | 8.9 | 9.8 | V     |
| UV <sub>BSD</sub> | High-side Undervoltage            | V <sub>BS</sub> Undervoltage Protection Detection Level |   | 7.4 | 8.0 | 9.4 | V     |
| UV <sub>BSR</sub> | Protection (Figure 7)             | V <sub>BS</sub> Undervoltage Protection Reset Level     |   | 8.0 | 8.9 | 9.8 | V     |
| V <sub>IH</sub>   | ON Threshold Voltage              | Logic High Level  | Applied between IN and COM                                  | 3.0 | -   | -   | V     |
| V <sub>IL</sub>   | OFF Threshold Voltage             | Logic Low Level   | Applied between IN and COM                                  | -   | -   | 8.0 | V     |
| I <sub>IH</sub>   | Input Bias Current                | V <sub>IN</sub> = 5V                                    | Applied between IN and COM                                  | -   | 10  | 20  | μΑ    |
| I <sub>IL</sub>   | iliput bias Current               | V <sub>IN</sub> = 0V                                    | Applied between in and COM                                  | -   | -   | 2   | μА    |

## Note:


- 1. For the measurement point of case temperature  $T_{\mbox{\scriptsize C}},$  please refer to Figure 3 in page 4.
- 2. BV<sub>DSS</sub> is the absolute maximum voltage rating between drain and source terminal of each FRFET inside SPM<sup>®</sup>. V<sub>PN</sub> should be sufficiently less than this value considering the effect of the stray inductance so that V<sub>DS</sub> should not exceed BV<sub>DSS</sub> in any case.
- 3. toN and toFF include the propagation delay time of the internal drive IC. Listed values are measured at the laboratory test condition, and they can be different according to the field applications due to the effect of different printed circuit boards and wirings. Please see Figure 4 for the switching time definition with the switching test circuit of Figure 5.
- 4. The peak current and voltage of each FRFET during the switching operation should be included in the safe operating area (SOA). Please see Figure 5 for the RBSOA test circuit that is same as the switching test circuit.

# Package Marking & Ordering Information

| Device Marking | Device     | Package  | Reel Size | Packing Type | Quantity |
|----------------|------------|----------|-----------|--------------|----------|
| FSB50450US     | FSB50450US | SPM23-BD | 330mm     | Tape & reel  | 450      |

# **Recommended Operating Conditions**

| Symbol               | Parameter                              | Conditions   | Value |      |                 | Units |
|----------------------|--|--|-------|------|-----------------|-------|
| Symbol               | Parameter                              | Conditions   | Min.  | Тур. | Max.            | Oille |
| V <sub>PN</sub>      | Supply Voltage                         | Applied between P and N  | -     | 300  | 400             | V     |
| V <sub>CC</sub>      | Control Supply Voltage                 | Applied between V <sub>CC</sub> and COM                                | 13.5  | 15   | 16.5            | V     |
| V <sub>BS</sub>      | High-side Bias Voltage                 | Applied between V <sub>B</sub> and output(U, V, W)                     | 13.5  | 15   | 16.5            | V     |
| V <sub>IN(ON)</sub>  | Input ON Threshold Voltage             | Applied between IN and COM   | 3.0   | -    | V <sub>CC</sub> | V     |
| V <sub>IN(OFF)</sub> | Input OFF Threshold Voltage            |  | 0     | -    | 0.6             | V     |
| t <sub>dead</sub>    | Blanking Time for Preventing Arm-short | V <sub>CC</sub> =V <sub>BS</sub> =13.5 ~ 16.5V, T <sub>J</sub> ≤ 150°C | 1.0   | -    | -               | μs    |
| f <sub>PWM</sub>     | PWM Switching Frequency                | T <sub>J</sub> ≤ 150°C   | -     | 15   | -               | kHz   |




| HIN  | LIN  | Output                          | Note              |
|------|------|---------------------------------|-------------------|
| 0    | 0    | Z                               | Both FRFET Off    |
| 0    | 1    | 0                               | Low-side FRFET On |
| 1    | 0    | V <sub>DC</sub> High-side FRFET |                   |
| 1    | 1    | Forbidden                       | Shoot-through     |
| Open | Open | Z                               | Same as (0, 0)    |

#### Note:

- (1) It is recommended the bootstrap diode D<sub>1</sub> to have soft and fast recovery characteristics with 600-V rating
- (2) Parameters for bootsrap circuit elements are dependent on PWM algorithm. For 15 kHz of switching frequency, typical example of parameters is shown above.
- (3) RC coupling(R<sub>5</sub> and C<sub>5</sub>) at each input (indicated as dotted lines) may be used to prevent improper input signal due to surge noise. Signal input of SPM<sup>®</sup> is compatible with standard CMOS or LSTTL outptus.
- .
  (4) Bold lines should be short and thick in PCB pattern to have small stray inductance of circuit, which results in the reduction of surge voltage. Bypass capacitors such as C<sub>1</sub>, C<sub>2</sub> and C<sub>3</sub> should have good high-frequency characteristics to absorb high-frequency ripple current.


Figure 2. Recommended CPU Interface and Bootstrap Circuit with Parameters



### Note:

Attach the thermocouple on top of the heatsink-side of SPM® (between SPM® and heatsink if applied) to get the correct temperature measurement.

Figure 3. Case Temperature Measurement



(a) Turn-on (b) Turn-off Figure 4. Switching Time Definition




Figure 5. Switching and RBSOA(Single-pulse) Test Circuit (Low-side)




Figure 6. Undervoltage Protection (Low-side)




Figure 7. Undervoltage Protection (High-side)







Figure 8. Example of Application Circuit


# **Detailed Package Outline Drawings**









LAND PATTERN RECOMMENDATIONS







Dimension : [ mm ]





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Auto-SPM™ AX-CAPTM\* Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT" CTL™ DEUXPEED'

Current Transfer Logic™ Dual Cool™ EcoSPARK® EfficientMax\*\* **ESBC™** ® Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT FAST® FastvCore™ FETBench<sup>TT</sup> FlashWriter®

F-PES™ FRFET® Global Power Resource<sup>su</sup> Green FPS™

Green FPS™ e-Series™ GmaxIM GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™

MicroFET\*\* MicroPak™ MicroPak2™ MillerDrive™ MotionMa×™ Motion-SPM™ mWSaver™ OptoHiT™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™

Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™

OFFI OSTM Quiet Series™ RapidConfigure™ OTM.

Saving our world, 1mWWWkW at a time™

SignalWise™ SmartMax™ SMART START™ SPM® STEALTH! SuperFET SuperSOT\*\*-3 SuperSOT™-6 SuperSOT™-8

SupreMOS® SyncFET™ Sync-Lock™

SYSTEM ®.

The Power Franchise® The Right Technology for Your Success™

Wer franchise TinyBoost™

TinyBuck™ TinyCalc™ TinyLogic<sup>®</sup> TINY OPTO\*\* TinyPower™ TinyPV/M™ TinyWire™ TriFault Detect™ TRUECURRENT®\*

μSerDes™ UHC Ultra FRFET™ UniFET™ VCXTM VisualMax™ XSTM

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

**FPSTM** 

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN, NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN. WHICH COVERS THESE PRODUCTS

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION

As used herein

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors

### PRODUCT STATUS DEFINITIONS

### **Definition of Terms**

| Datasheet Identification | Product Status           | Definition  |
|--------------------------|--------------------------|---|
| Advance Information      | Formative /<br>In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.   |
| Preliminary              | First Production         | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production          | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.   |
| Obsolete                 | Not In Production        | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.  |

Rev. 153