


Evaluation Kit

AN9910
Rev.1.00
June 2001

The ISL5217EVAL1 is an evaluation kit for the ISL5217 Quad Programmable Upconverter. The kit consists of an evaluation Circuit Card Assembly (CCA) complete with the ISL5217 device and additional circuitry to provide for control via a computer parallel port. Windows based demonstration software is provided for full user programmability and control of all ISL5217 operational modes. The evaluation board provides digital outputs which are accessible through standard logic analyzer headers. It also provides both single ended and differential analog outputs via SMA connectors and Low Voltage Differential Signals (LVDS) outputs. Documentation includes a user's manual, full evaluation board schematics and PCB layout materials. Special filter files, pattern files and example configuration script files are included for quickly configuring the board.

- Evaluation CCA complete with ISL5217 Programmable Upconverter
- Windows-Based Demonstration Software
- Example Files For Common Modulation Techniques
- Parallel Port Ribbon Cable and Power Supply Cable

- ISL5217EVAL1 CCA Demonstration Software in File ISL5217.exe
- Example Configuration Files in *.js, Filter Files in *.coe, and Pattern Files in *.pat
- ISL5217EVAL1 Schematics in File sch217eval1.pdf
- ISL5217EVAL1 Layout in File fab217eval1.pdf



Getting Started

Installation Requirements

1. A personal computer running Windows 95, Windows 98, or Windows NT with a bidirectional parallel port.
2. A 5V_{DC} power supply capable of supporting the evaluation CCA by sourcing 2.0A.

Software Installation

Windows 95

1. Execute the 'ISL5217.exe' installation program from the distribution media. This program will create folder ISL5217 and install the required files.
2. Select and execute 'ste51en.exe.' This program will install the required Windows scripting host.

Windows 98

1. Execute the 'ISL5217.exe' installation program from the distribution media. This program will create folder ISL5217 and install the required files.
2. If the target computer's operating system was loaded with the default system configuration, it is not necessary to select and execute "ste51en.exe." This program would have been part of the default. If scripting errors are encountered, execute 'ste51en.exe.'

Windows NT/Windows 2000

1. Execute the 'ISL5217.exe' installation program from the distribution media. This program will create folder ISL5217 and install the required files.
2. Select and execute 'ste51en.exe.' This program will install the required Windows scripting host.
3. Execute 'Port95nt.exe' from the disk. 'Port95nt.exe' installs the DriverLINX Port I/O Driver parallel port drivers, a necessary component for running the software under Windows NT/2000. In order to run 'Port95nt.exe' successfully you must have administrator privileges on your NT machine. Upon completion, you must reboot in order for the driver to take effect.

Hardware Description

Board Components

The evaluation board consists of four major components as depicted in the block diagram:

1. ISL5217 U1: This is the Quad Programmable Upconverter device. This device is clocked by a user selectable BIT-CLK or by the onboard programmable skew clock buffer U7's CLK2.
2. RAM U2: The board uses a 128K x 32 bits synchronous-pipelined cache RAM to store digital data patterns for the In-phase and Quadrature inputs to the ISL5217. The RAM is clocked with U7's CLK1. The RAM device memory is partitioned to allocate separate serial channel A-D input areas for the ISL5217. Space is also reserved to provide for dynamic reconfiguration data storage to allow real time re-

configuration of the ISL5217. The RAM can hold I/Q stimulus patterns that are repeatable with no overhead.

3. CPLD U10: The CPLD's main function is serve as the configuration handler between the PC's parallel port and the FPGA. The CPLD is factory configured with file CPLD_217.jed via either the JTAG pins or the parallel port to support loading the FPGA in selectMAP mode. Upon initialization of the PUC.exe software, the PC begins streaming the ISL5217.bit FPGA configuration file information over the parallel port to the CPDL. The CPLD bit reverses the data and manages the handshaking and dataflow into the FPGA until configuration is complete. Upon the FPGA's assertion of DONE, the CPLD three-states and allows direct parallel port access to the FPGA to begin PUC controlled program execution. The CPLD and FPGA are in system re-programmable, allowing for CCA configuration fielded upgrades.
4. FPGA U3: The FPGA is the primary controller on the CCA. It manages all input pins to the ISL5217 and controls the RAM interface to provide for I and Q data input into the ISL5217. It interfaces directly over the parallel port to allow writing and readback of the ISL5217 configuration registers. The FPGA is configured upon program initialization, which provides for fielded upgrades.

Communication with the PC is achieved using the 'EPP' (Standard Parallel Port) handshake. The evaluation board's main oscillator U6 can be removed, allowing for external clocking through SMA connector J11. When providing this clock externally, a 50Ω terminator for the external clock source should be enabled through jumper JP6 1-2.

FPGA Registers

The FPGA is configured with 128 registers which contain the control information for the CCA. The Address register and a Data register for implementing the EPP handshake, do not necessarily require an EPP, as the evaluation software will emulate it. These registers can be accessed from the evaluation software using the console commands "read" and "write" or the script commands "PUC.read" and "PUC.write." For more details refer to the 'Software Description' section.

Hardware Configuration

Verify the following default jumper configurations per Table 1:

1. JP3, JP4, JP5, JP6 and JP7 in 2-3 position.
2. JP9 in 1-2 position.
3. J9-13 to J9-14 jumper installed.
4. JP10-JP13 in position 1-2. This configures the initial board address to 0000.
5. JP1-JP2, JP8 not installed.
6. Connect the 5 volt power supply to the evaluation board connector J16 utilizing the supplied power cable. Ensure the power supply can source 2.0A regulated at 5V_{DC} ±5%.

WARNING: Ensure care is utilized to prevent the application of reverse polarity power to the CCA.

7. Connect the supplied ribbon cable from the PC's parallel port to the evaluation board's J10 connector ensuring the arrow indicating pin one on the ribbon cable connector J1 and the CCA J10-1 are correctly mated.

Software Description

The evaluation software provides a graphical user interface that allows full control over the ISL5217 evaluation board. Through the software, all operational modes of the ISL5217 can be exerted, via the FPGA and SRAM. The software also implements functions for loading stimulus patterns into external memory, loading coefficient files for the internal FIR filters, and loading gain profiles for the internal Gain Control. The software supports user firmware development by copying device RAM coefficients into *.hex files while loading. This provides the user with the ability to quickly review coefficient address allocation within the device. Controlling the board can be done by using the forms provided in the software, by using the active command window to execute commands pertaining to accessing registers directly in a peek/poke manner, or by running scripts. The software contains eight forms, each controlling a specific part of the board. For example, the inputs form controls the data input mode, the time slot counters, the serial word length, and serial modes for the device. The software has pull-down menus through which the user can execute various commands. These commands include running scripts, recording macros, issuing resets, ...etc. These functions are discussed in more details in the following sections. The software also support the control of up to four ISL5217 boards simultaneously, through selection of the Brd0-Brd3 indicator buttons.

NOTE: Utilize care to ensure that the Brd1-Brd3 controls are not accessed when these boards are not present. The software will require the selection of Actions, FPGA Hard Reset, in the event of access to unconnected boards.

Running the Software

1. Turn on the power supply.
2. Execute 'PUC.exe'.
3. Select 'File' then 'Load Configuration'.
4. Select the desired configuration file, then select OK.
5. The 'PUC.exe' active window will display the execution results of the selected configuration and the evaluation CCA will be operational.

Controlling the ISL5217

Software Forms

The software provides six different forms for controlling the ISL5217 device, one form for controlling the evaluation CCA, and one form controlling the factory test modes of the ISL5217 device. These forms can set or clear various register bits, and load associated memories. For more information concerning the interpretations of the bit fields

inside these forms, refer to the ISL5217 data sheet. Switching between forms can be done using the Tab toolbar. A brief discussion of the software forms follows:

Many of the forms contain Channel 0-Channel 3, write to all channels, Immediate Update, and Software Update buttons. These selections are shared by multiple tabs and allow the user to select single or all channel broadcasts and the update control. Only the indicator button shown in red will be the active button. All settings displayed, including filter and pattern file names, on each tab conform to only the active channel. All updates will be performed in accordance with the selected, red, update mode.

The active command line window reflects the commands being implemented by the PUC program. From this window you can observe which device and FPGA registers are being updated based on the graphical interface changes. Please see the Command Line Window section for additional details.

Inputs: This form controls the input data settings. The Data Input source, FIFO Almost Empty Threshold, SCLK Mode, SCLK Divider, I and Q time slot counter settings, SData Source, Serial word length, TxEnable, Update, Software TxEnable, FSRB, and serial channel polarities.

DataFlow1: This form controls the symbol rate, Fixed Integer Divider settings, Epoch Frame strobe, Phase Offset, Sample phase clear, half course sample delay, FIR inputs on, the shaping filter bank and coefficients contents, the modulation type, the number of interpolation phases, and the data span. Contents of the coefficient RAMs can be changed by specifying a file and selecting symmetric and the load both options. As described in the device data sheet, it is possible to load two FIR coefficient files and to switch between the separate banks. Symmetric should be selected when the filter file contains only 1/2 of the coefficients required. When selected, the filter coefficients are processed and loaded to provide for a full filter span. The files displayed and actions executed only pertain to the channel selected. To see the contents of other channel FIR memories and load or update them, you must change the channel selector or select write to all channels.

DataFlow2: This form controls the Carrier phase and frequency, with space reserved for gain profile loading as this feature becomes available.

Outputs: This form controls Channel enable, gain multiplier, step attenuation, output channel routing to summers, cascade enable, cascade delay, istrobe enable and polarity, SYNCO polarity, output enable, and output mode.

Control: This form controls the update mask, uP access to the device RAMS, and device soft reset.

Status: This form displays the current device and channel status and provides the user the ability to refresh the display.

Board: This form has mixed controls for both the device and the board. For the ISL5217 device, it controls the pins for TXENA-D, the Mp mode, OUTEN0-1, TRITEST, and OFFBIN. This form also controls the pattern memory contents for the memory patterns which are loaded to RAM and output to the ISL5217 serial channels SDA-SDD. Additionally, this form also control the selected Dynamic configuration file which provides for real-time device operational mode changes. Please see the file formats for additional details on the pattern and dynamic configuration files.

Test: This form is reserved for factory device and board testing.

Command Line Window

The Command Line Window is an alternative way to control the ISL5217. There are 5 commands that can be used to control the ISL5217 device, and 2 commands that can be use to control the board:

ISL5217 Device Commands

peek ADDRESS: Reads one of the ISL5217's control registers specified by ADDRESS.

poke ADDRESS DATA: Writes DATA to the one of the ISL5217 control registers specified by ADDRESS.

setbits ADDRESS MASK: Sets the bits of the control register specified by ADDRESS according to the specified MASK.

resetbits ADDRESS MASK: Clears the bits of the control register specified by ADDRESS according to the specified MASK.

modifybits ADDRESS DATA MASK: Changes the bits specified by MASK of the control register specified by ADDRESS to the value specified by DATA.

Board Commands:

read ADDRESS: Reads the FPGA's register.

write ADDRESS DATA: Writes to the FPGA register.

All ADDRESS, DATA, and MASK values are expressed in HEXADECIMAL. Additional insight on the command line window can be obtained by using the forms to change bit fields and observing the corresponding commands being echoed in the command line window.

Pull Down Menus

File Menu

Load Configuration: Allows the user to select and load a configuration script file.

Save Configuration: Saves the contents of all the form register contents into a configuration script file. This file will contain all necessary steps for initializing the evaluation board registers to the present values displayed on all forms.

New Script: Opens a scripting window in Notepad.

Run Script: Allows the user to select and load a script file.

Start Recording: Begins recording the user's actions that pertain to the evaluation board into a Java script file. To end the recording, click on File, and deselect Recording.

Actions Menu

Chip S/W Hard Reset: Issues a reset to the ISL5217 device via device software register 7f, bit 1.

Chip Hard Reset: Issues a reset to the ISL5217 device via hardware pin E4.

FPGA Hard Reset: Issues a reset to both the ISL5217 and the evaluation board.

File Formats

Script files

Scripts can be used to configure the evaluation board and for programming a sequential set of actions. Java scripts (*.js) and Visual Basic scripts (*.vbs), created with any text editor, are supported. Specific file formats are required for each type of file, with examples provided in the evaluation software.

Configuration Files *.js or *.vbs

Configuration files contain the evaluation board form contents in register command format. The header contains the set-up information required for the loader, followed by the reset commands and the software form registers output commands.

Coefficient Files *.coe or *.imp

The coefficient files contain seven comment lines at the beginning, which are ignored by the loader, with each line thereafter containing one floating point coefficient per line.

Pattern Files *.pat or *.imp

The pattern file contains seven comment lines at the beginning, which are ignored by the loader, with each line thereafter containing two floating point numbers with values <1. The first number is for the I data, and the second is for the Q data.

Dynamic Configuration Files *.cfg

The dynamic configuration file contains seven comment lines at the beginning, which are ignored by the loader, with each line thereafter containing a device register address and value for the 15 device configuration registers.

TABLE 1. JUMPER CONFIGURATION

JUMPER	TYPE	POSITION	DEFAULT	FUNCTION
JP1	On/Off	On	Off	Enables SYNC0 as the CAS-SYNC0 J3-39 Output.
		Off		Disables SYNC0 as the CAS-SYNC0 J3-39 Output.
JP2	On/Off	On	Off	Enables UPDA as the CAS-SYNC0 J3-39 Output.
		Off		Disables UPDA as the CAS-SYNC0 J3-39 Output.
JP3	3-Point	Off	2-3	Disables the 217-CLK Input
		1-2		Enables BIT-CLK as the 217-CLK Input
		2-3		Enables CLK2 as the 217-CLK Input
JP4 (Note)	3-Point	Off	2-3	Disables the BIT-CLK Input
		1-2		Enables the input of BIT-CLK from the CAS-OUT-CLK J3-19.
		2-3		Enables the output of CLK3 to the CAS-OUT-CLK J3-19.
JP5 (Note)	3-Point	Off	2-3	Disables the BIT-CLK Input
		1-2		INVALID
		2-3		Enables the U6 or J11 CLK Input.
JP6 (Note)	3-Point	Off	2-3	Disables the CAS-IN-CLK Input
		1-2		Enables the 50 Ω termination through R13.
		2-3		Enables the output of CLK3 as the CAS-IN-CLK J1-19.
JP7	3-Point	Off	2-3	25-50MHz Frequency Range Select for prog. clk
		1-2		15-30 MHz Frequency Range Select for prog. clk
		2-3		40-110 MHz Frequency Range Select for prog. clk
JP8	3-Point	Off	Off	Selects Normal Mode for CPLD-PROG
		1-2		Selects Program Mode for CPLD-PROG
		2-3		Selects Normal Mode for CPLD-PROG
JP9	3-Point	Off	1-2	Disables the DAC-CLK Input Signal
		1-2		Enables CLK as the DAC-CLK Input signal
		2-3		Enables ISTRB as the DAC-CLK Input Signal
JP10	3-Point	Off	Off	Select "0" for BADDR3
		1-2		Select "0" for BADDR3
		2-3		Select "1" for BADDR3
JP11	3-Point	Off	Off	Select "0" for BADDR2
		1-2		Select "0" for BADDR2
		2-3		Select "1" for BADDR2
JP12	3-Point	Off	Off	Select "0" for BADDR1
		1-2		Select "0" for BADDR1
		2-3		Select "1" for BADDR1
JP13	3-Point	Off	Off	Select "0" for BADDR0
		1-2		Select "0" for BADDR0
		2-3		Select "1" for BADDR0
J9-13 to J9-14	On/Off	On	On	Selects TDO-CPLD for TDO.
		Of		TDO Not Routed on Board.

NOTE: Jumpers 4-6 have other possible combinations, as detailed on the schematic for Master/Slave configurations of multiple evaluation CCAs.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.