

2A, 1MHz, 6V CMCOT Synchronous Step-Down Converter

General Description

The RT5712E is a high efficiency synchronous step-down DC-DC converter. Its input voltage range is from 2.7V to 6V and provides an adjustable regulated output voltage from 0.6V to 3.4V while delivering up to 2A of output current.

The internal synchronous low on-resistance power switches increase efficiency and eliminate the need for an external Schottky diode. The Current Mode Constant-On-time (CMCOT) operation with internal compensation allows the transient response to be optimized over a wide range of loads and output capacitors.

Applications

- STB, Cable Modem, & xDSL Platforms
- LCD TV Power Supply & Metering Platforms
- General Purpose Point of Load (POL)

Ordering Information

RT5712E	□	□	□
	Package Type		
	QW : WDFN-6L 2x2 (W-Type)		
	Lead Plating System		
	G : Green (Halogen Free and Pb Free)		
	UVP Option		
	H : Hiccup		
	L : Latch-Off		

Note :

Richtek products are :


- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Features


- Efficiency Up to 95%
- $R_{DS(on)}$ 100mΩ HS / 70mΩ LS
- V_{IN} Range 2.7V to 6V
- V_{REF} 0.6V with $\pm 1.5\%$ Accuracy
- CMCOT™ Control Loop Design for Best Transient Response, Robust Loop Stability with Low-ESR (MLCC) C_{OUT}
- Fixed Soft-Start 1.2ms
- Cycle-by-Cycle Over-Current Protection
- Input Under-Voltage Lockout
- Output Under-Voltage Protection (UVP Hiccup)
- Thermal Shutdown Protection
- Power Saving at Light Load

Marking Information

RT5712EHGQW
 3U : Product Code
 W : Date Code




RT5712ELGQW
 3T : Product Code
 W : Date Code




Pin Configuration

(TOP VIEW)



WDFN-6L 2x2

Simplified Application Circuit



Enable Comparator

A logic-high enables the converter; a logic-low forces the IC into shutdown mode.

Soft-Start (SS)

An internal current source charges an internal capacitor to build the soft-start ramp voltage. The V_{FB} voltage will track the internal ramp voltage during soft-start interval. The typical soft-start time is 1.2ms.

Over-Current Protection (OCP)

The RT5712E provides over-current protection by detecting low side MOSFET valley inductor current. If the sensed valley inductor current is over the current limit threshold (2.9A typ.), the OCP will be triggered. When OCP is tripped, the RT5712E will keep the over current threshold level until the over current condition is removed.

Thermal Shutdown (OTP)

The device implements an internal thermal shutdown function when the junction temperature exceeds 150°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal shutdown threshold. Once the die temperature decreases below the hysteresis of 20°C, the device reinstates the power up sequence.

Absolute Maximum Ratings (Note 1)

- Supply Input Voltage ----- -0.3V to 6.5V
- LX Pin Switch Voltage----- -0.3V to ($V_{IN} + 0.3V$)
- <20ns----- -4.5V to 7.5V
- Power Dissipation, P_D @ $T_A = 25^\circ C$
- WDFN-6L 2x2 ----- 0.833W
- Package Thermal Resistance (Note 2)
- WDFN-6L 2x2, θ_{JA} ----- $120^\circ C/W$
- WDFN-6L 2x2, θ_{JC} ----- $7^\circ C/W$
- Lead Temperature (Soldering, 10 sec.)----- $260^\circ C$
- Junction Temperature ----- $-40^\circ C$ to $150^\circ C$
- Storage Temperature Range ----- $-65^\circ C$ to $150^\circ C$
- ESD Susceptibility (Note 3)
- HBM (Human Body Model) ----- 2kV

Recommended Operating Conditions (Note 4)

- Supply Input Voltage ----- 2.7V to 6V
- Ambient Temperature Range----- $-40^\circ C$ to $85^\circ C$
- Junction Temperature Range ----- $-40^\circ C$ to $125^\circ C$

Electrical Characteristics

(VIN = 3.6V, TA = 25°C, unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage		V_{IN}		2.7	--	6	V
Feedback Reference Voltage		V_{REF}		0.591	0.6	0.609	V
Feedback Leakage Current		I_{FB}	$V_{FB} = 0.6V$	--	--	0.1	μA
DC Bias Current			Active, $V_{FB} = 0.63V$, not switching	--	22	--	μA
			Shutdown	--	--	1	
Switching Leakage Current				--	--	1	μA
Switching Frequency				--	1	--	MHz
Switch On Resistance, High		R_{PMOS}	$I_{SW} = 0.3A$	--	100	--	$m\Omega$
Switch On Resistance, Low		R_{NMOS}	$I_{SW} = 0.3A$	--	70	--	$m\Omega$
Valley Current Limit		I_{LIM}		2.1	2.9	3.8	A
Under-Voltage Lockout Threshold		V_{UVLO}	VDD rising	--	2.25	2.5	V
			VDD falling	--	2	--	
Over-Temperature Threshold				--	150	--	$^\circ C$
Enable Input Voltage	Logic-High	V_{IH}		1.2	--	--	V
	Logic-Low	V_{IL}		--	--	0.4	
PGOOD Pin Threshold			FB rising	--	90	--	%

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
(relative to V _{OUT})		FB falling	--	85	--	
PGOOD Open-Drain Impedance (PGOOD = low)			--	--	100	Ω
Soft-Start Time	T _{SS}		--	1.2	--	ms
Minimum Off Time			--	120	--	ns
Output Discharge Switch On Resistance			--	1.8	--	kΩ


Note 1. Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Note 2. θ_{JA} is measured at T_A = 25°C on a high effective thermal conductivity four-layer test board per JEDEC 51-7. θ_{JC} is measured at the exposed pad of the package.

Note 3. Devices are ESD sensitive. Handling precaution recommended.

Note 4. The device is not guaranteed to function outside its operating conditions.

Typical Application Circuit




* C_{FF} : Optional for performance fine-tune

Table 1. Suggested Component Values


V_{OUT} (V)	$R1$ (k Ω)	$R2$ (k Ω)	L (μ H)	C_{OUT} (μ F)
3.3	90	20	1.5	22
1.8	100	50	1.5	22
1.5	100	66.6	1.5	22
1.2	100	100	1.5	22
1.05	100	133	1.5	22
1	100	148	1.5	22

Typical Operating Characteristics


Efficiency vs. Output Current




Efficiency vs. Output Current




Output Voltage vs. Output Current




Output Voltage vs. Output Current




Output Voltage vs. Input Voltage




Output Voltage vs. Input Voltage




Reference Voltage vs Input Voltage




Switching Frequency vs. Input Voltage




Shutdown Quiescent Current vs. Input Voltage




Shutdown Quiescent Current vs. Temperature




Quiescent Current vs. Input Voltage




Quiescent Current vs. Temperature




Inductor Current Limit vs. Input Voltage




Inductor Current Limit vs. Temperature




Input UVLO vs. Temperature




Enable Threshold vs. Temperature




Load Transient Response



Load Transient Response




Voltage Ripple




Time (500ns/Div)

Voltage Ripple




Time (500ns/Div)

Power On from EN




Time (500μs/Div)

Power Off from EN




Time (10μs/Div)

Power On from EN



Time (500μs/Div)

Power Off from EN



Time (10μs/Div)

Application Information

The RT5712E is a single-phase step-down converter. It provides single feedback loop, constant on-time current mode control with fast transient response. An internal 0.6V reference allows the output voltage to be precisely regulated for low output voltage applications. A fixed switching frequency (1MHz) oscillator and internal compensation are integrated to minimize external component count. Protection features include over-current protection, under-voltage protection and over-temperature protection.

Output Voltage Setting

Connect a resistive voltage divider at the FB between V_{OUT} and GND to adjust the output voltage. The output voltage is set according to the following equation :

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$

where V_{REF} is the feedback reference voltage 0.6V (typ.).




Figure 1. Setting V_{OUT} with a Voltage Divider

Chip Enable and Disable

The EN pin allows for power sequencing between the controller bias voltage and another voltage rail. The RT5712E remains in shutdown if the EN pin is lower than 400mV. When the EN pin rises above the V_{EN} trip point, the RT5712E begins a new initialization and soft-start cycle.

Internal Soft-Start

The RT5712E provides an internal soft-start function to prevent large inrush current and output voltage overshoot when the converter starts up. The soft-start (SS) automatically begins once the chip is enabled. During soft-start, the internal soft-start capacitor becomes charged and generates a linear ramping up voltage across the capacitor. This voltage clamps the

voltage at the FB pin, causing PWM pulse width to increase slowly and in turn reduce the input surge current. The internal 0.6V reference takes over the loop control once the internal ramping-up voltage becomes higher than 0.6V.

Over-Voltage Protection (OVP)

The RT5712EL provide Over-Voltage Protection function when output voltage over 120%. The IC will be into Latch-off mode.

UVLO Protection

The RT5712E has input Under Voltage Lockout protection (UVLO). If the input voltage exceeds the UVLO rising threshold voltage (2.25V typ.), the converter resets and prepares the PWM for operation. If the input voltage falls below the UVLO falling threshold voltage during normal operation, the device will stop switching. The UVLO rising and falling threshold voltage has a hysteresis to prevent noise-caused reset.

Inductor Selection

The switching frequency (on-time) and operating point (% ripple or LIR) determine the inductor value as shown below :

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{f_{SW} \times LIR \times I_{LOAD(MAX)} \times V_{IN}}$$

where LIR is the ratio of the peak-to-peak ripple current to the average inductor current.

Find a low loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. The core must be large enough not to saturate at the peak inductor current (I_{PEAK}) :

$$I_{PEAK} = I_{LOAD(MAX)} + \left(\frac{LIR}{2} \times I_{LOAD(MAX)}\right)$$

The calculation above serves as a general reference. To further improve transient response, the output inductor can be further reduced. This relation should be considered along with the selection of the output capacitor.

Inductor saturation current should be chosen over IC's current limit.

Input Capacitor Selection

High quality ceramic input decoupling capacitor, such as X5R or X7R, with values greater than 10μF are recommended for the input capacitor. The X5R and X7R ceramic capacitors are usually selected for power regulator capacitors because the dielectric material has less capacitance variation and more temperature stability.

Voltage rating and current rating are the key parameters when selecting an input capacitor. Generally, selecting an input capacitor with voltage rating 1.5 times greater than the maximum input voltage is a conservatively safe design.

The input capacitor is used to supply the input RMS current, which can be approximately calculated using the following equation :

$$I_{IN_RMS} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}$$

The next step is selecting a proper capacitor for RMS current rating. One good design uses more than one capacitor with low equivalent series resistance (ESR) in parallel to form a capacitor bank.

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be approximately calculated using the following equation :

$$\Delta V_{IN} = \frac{I_{OUT(MAX)}}{C_{IN} \times f_{SW}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Output Capacitor Selection

The output capacitor and the inductor form a low pass filter in the Buck topology. In steady state condition, the ripple current flowing into/out of the capacitor results in ripple voltage. The output voltage ripple (V_{P-P}) can be calculated by the following equation :

$$V_{P_P} = LIR \times I_{LOAD(MAX)} \times \left(ESR + \frac{1}{8 \times C_{OUT} \times f_{SW}}\right)$$

When load transient occurs, the output capacitor supplies the load current before the controller can respond. Therefore, the ESR will dominate the output voltage sag during load transient. The output voltage undershoot (V_{SAG}) can be calculated by the following equation :

$$V_{SAG} = \Delta I_{LOAD} \times ESR$$

For a given output voltage sag specification, the ESR value can be determined.

Another parameter that has influence on the output voltage sag is the equivalent series inductance (ESL). The rapid change in load current results in di/dt during transient. Therefore, the ESL contributes to part of the voltage sag. Using a capacitor with low ESL can obtain better transient performance. Generally, using several capacitors connected in parallel can have better transient performance than using a single capacitor for the same total ESR.

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula :

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature, and θ_{JA} is the junction to ambient thermal resistance.

For recommended operating condition specifications, the maximum junction temperature is 125°C. The junction to ambient thermal resistance, θ_{JA} , is layout dependent. For WDFN-6L 2x2 package, the thermal resistance, θ_{JA} , is 120°C/W on a standard four-layer thermal test board. The maximum power dissipation at $T_A = 25^\circ\text{C}$ can be calculated by the following formula :

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (120^\circ\text{C/W}) = 0.833\text{W for WDFN-6L 2x2 package}$$

The maximum power dissipation depends on the operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance, θ_{JA} . The derating curve in Figure 2 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.





Figure 2. Derating Curve of Maximum Power
 Dissipation

Outline Dimension



Pin #1 ID and Tie Bar Mark Options

Note : The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.200	0.350	0.008	0.014
D	1.950	2.050	0.077	0.081
D2	1.000	1.450	0.039	0.057
E	1.950	2.050	0.077	0.081
E2	0.500	0.850	0.020	0.033
e	0.650		0.026	
L	0.300	0.400	0.012	0.016

W-Type 6L DFN 2x2 Package

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789

Richtek products are sold by description only. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2019 Richtek Technology Corporation. All rights reserved. **RICHTEK** is a registered trademark of Richtek Technology Corporation.

www.richtek.com

DS5712E-03 June 2019