M393A2K43CB1 M393A2K43CB2 M393A2K40CB1 M393A2K40CB2 M393A4K40CB1 M393A4K40CB2

288pin Registered DIMM based on 8Gb C-die

78FBGA with Lead-Free & Halogen-Free (RoHS compliant)

datasheet

SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.

Products and specifications discussed herein are for reference purposes only. All information discussed herein is provided on an "AS IS" basis, without warranties of any kind.

This document and all information discussed herein remain the sole and exclusive property of Samsung Electronics. No license of any patent, copyright, mask work, trademark or any other intellectual property right is granted by one party to the other party under this document, by implication, estoppel or otherwise.

Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where product failure could result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

For updates or additional information about Samsung products, contact your nearest Samsung office.

All brand names, trademarks and registered trademarks belong to their respective owners.

© 2019 Samsung Electronics Co., Ltd. All rights reserved.



Revision History

Revision No.	<u>History</u>	Draft Date	<u>Remark</u>	<u>Editor</u>
1.0	- First SPEC release	23th Feb. 2017	-	J.Y.Lee
1.01	- Correction of Typo	7th Mar. 2017	-	J.Y.Lee
1.02	- Correction of Typo	16th Mar. 2017	-	J.Y.Lee
1.1	- Addition of DDR4-2666	5th Apr. 2017	-	J.Y.Lee
1.2	- Add Module codes. : M393A2K43CB2, M393A2K40CB2 and M393A4K40CB2.	13th Jun, 2017	Final	J.Y.Bae
	 Add IDD Spec tables for M393A2K43CB2, M393A2K40CB2 and M393A4K40CB2. 			
	- Update Physical Dimension.			
	1. Add dimensions for M393A2K43CB2, M393A2K40CB2 and M393A4K40CB2.			
	2. Add PCB Hole for M393A4K40CB1.			
1.3	- Add 2933Mbps.	6th Feb, 2018	Final	J.H.Han
	- Correct typo.			J.Y.Bae
1.4	- Update functional block diagram for 2Rx8.	15th May, 2018	Final	C.M.Kang
	- Update AC overshoot/undershoot specification for Address, Command and Control pins table.			J.Y.Bae
	- Update AC overshoot/undershoot specification for Clock table.			
	 Update AC overshoot/undershoot specification for Data, Strobe and Mask table. 			
	- Correct Single-ended AC & DC Output Levels table.			
	- Remove a tJIT(duty) parameter.			
	- Update tDVWd.			
	- Update tDQ2DQ.			
	- Update Derating values DDR4-2666/2933 tIS/tIH - ac/dc based table.			
1.5	- Update Key features table.	21st Feb, 2019	Final	T.Y.Lee
	- Update IDD and IPP values.			J.Y.Bae
	- Add Product Regulatory Compliance.			

- Add Product Regulatory Compliance.
- Update Timing & Capacitance Values table for 2933Mbps.
- Update Clock Driver Characteristics table for 2933Mbps.
- Correct a CAS Latency in Key features.



Table Of Contents

288pin Registered DIMM based on 8Gb C-die

1. DDR4 REGISTERED DIMM ORDERING INFORMATION	5
2. KEY FEATURES	5
3. ADDRESS CONFIGURATION	5
4. REGISTERED DIMM PIN CONFIGURATIONS (FRONT SIDE/BACK SIDE)	6
5. PIN DESCRIPOTION	7
6. ON DIMM THERMAL SENSOR	8
7. INPUT/OUTPUT FUNCTIONAL DESCRIPTION	9
8. REGISTERING CLOCK DRIVER SPECIFICATION	
8.1 Timing & Capacitance Values	11
8.2 Clock Driver Characteristics	
9. FUNCTION BLOCK DIAGRAM:	
9.1 16GB, 2Gx72 Module (Populated as 2 rank of x8 DDR4 SDRAMs)	
9.3 32GB, 4Gx72 Module (Populated as 2 ranks of x4 DDR4 SDRAMs)	
10. ABSOLUTE MAXIMUM RATINGS	17
11. AC & DC OPERATING CONDITIONS	17
12. AC & DC INPUT MEASUREMENT LEVELS	18
12.1 AC & DC Logic Input Levels for Single-Ended Signals	
12.2 AC and DC Input Measurement Levels: VREF Tolerances	
12.3.1. Differential Signals Definition	
12.3.2. Differential Swing Requirements for Clock (CK_t - CK_c)	19
12.3.3. Single-ended Requirements for Differential Signals	
12.3.5. Clock Overshoot and Undershoot Specifications	
12.3.6. Data, Strobe and Mask Overshoot and Undershoot Specifications	23
12.4 Slew Rate Definitions	
12.4.1. Slew Rate Definitions for Differential Input Signals (CK)	
12.5 Differential Input Cross Point Voltage	26
12.6 CMOS rail to rail Input Levels	
12.6.1. CMOS rail to rail Input Levels for RESET_n	27
12.7.1. Differential signal definition	28
12.7.2. Differential swing requirements for DQS (DQS_t - DQS_c)	
12.7.3. Peak voltage calculation method	
12.7.5. Differential Input Slew Rate Definition	
13. AC AND DC OUTPUT MEASUREMENT LEVELS	32
13.1 Output Driver DC Electrical Characteristics	
13.1.1. Voltage and Temperature Sensitivity	
13.1.3. Output Driver Characteristic of Connectivity Test (CT) Mode	
13.2 Single-ended AC & DC Output Levels	
13.3 Differential AC & DC Output Levels	
13.5 Differential Output Slew Rate	
13.6 Single-ended AC & DC Output Levels of Connectivity Test Mode	
13.7 Test Load for Connectivity Test Mode Timing	
14. SPEED BIN	
15. IDD AND IDDQ SPECIFICATION PARAMETERS AND TEST CONDITIONS	
15.1 IDD, IPP and IDDQ Measurement Conditions	
16. IDD SPEC TABLE	63
17. INPUT/OUTPUT CAPACITANCE	70
18. ELECTRICAL CHARACTERISTICS & AC TIMING	71
18.1 Reference Load for AC Timing and Output Slew Rate	
18.3 Clock Specification	

18.3.1. Definition for tCK(abs)	72
18.3.1. Definition for tCK(abs)	72
18.3.3. Definition for tCH(avg) and tCL(avg)	72
18.3.4. Definition for tERR(nper)	
19. TIMING PARAMETERS BY SPEED GRADE	73
19.1 Rounding Algorithms	79
19.2 The DQ input receiver compliance mask for voltage and timing	80
19.3 Command, Control, and Address Setup, Hold, and Derating	84
19.4 DDR4 Function Matrix	86
20. PHYSICAL DIMENSIONS	88
20.1 1Gx8 based 2Gx72 Module (2 Ranks) - M393A2K43CB1 and M393A2K43CB2	88
20.1.1. 2Gx72 DIMM, populated as two physical rank of x8 DDR4 SDRAMs	88
20.2 2Gx4 based 2Gx72 Module (1 Rank) - M393A2K40CB1 and M393A2K40CB2	89
20.2.1. 2Gx72 DIMM, populated as one physical rank of x4 DDR4 SDRAMs	89
20.3 2Gx4 based 4Gx72 Module (2 Ranks) - M393A4K40CB1	90
20.3.1. 4Gx72 DIMM, populated as two physical ranks of x4 DDR4 SDRAMs	90
20.4 2Gx4 based 4Gx72 Module (2 Ranks) - M393A4K40CB2	91
20.4.1. 4Gx72 DIMM, populated as two physical ranks of x4 DDR4 SDRAMs	
21. PRODUCT REGULATORY COMPLIANCE	92
21.1 Product Regulatory Compliance And Certifications	92

1. DDR4 REGISTERED DIMM ORDERING INFORMATION

[Table 1] Ordering Information Table

Part Number ²⁾	Density	Organization	Component Composition ¹⁾	Number of Rank	Height
M393A2K43CB1-CRC M393A2K43CB2-CTD/VF	16GB	2Gx72	1Gx8(K4A8G085WC-BC##)*18	2	31.25mm
M393A2K40CB1-CRC M393A2K40CB2-CTD/VF	16GB	2Gx72	2Gx4(K4A8G045WC-BC##)*18	1	31.25mm
M393A4K40CB1-CRC M393A4K40CB2-CTD/VF	32GB	4Gx72	2Gx4(K4A8G045WC-BC##)*36	2	31.25mm

NOTE

- 1) "##"- RC/TD/VF.
- 2) RC(2400Mbps 17-17-17)/TD(2666Mbps 19-19-19)/VF(2933Mbps 21-21-21).
- Backward compatible to lower frequency.

2. KEY FEATURES

[Table 2] Speed Bins

Speed	DDR4-1600	DDR4-1866	DDR4-2133	DDR4-2400	DDR4-2666	DDR4-2933	Unit
Speeu	11-11-11	13-13-13	15-15-15	17-17-17	19-19-19	21-21-21	Oilit
tCK	1.25	1.071	0.937	0.833	0.75	0.682	ns
CAS Latency	11	13	15	17	19	21	nCK
tRCD	13.75	13.92	14.06	14.16	14.25	14.32	ns
tRP	13.75	13.92	14.06	14.16	14.25	14.32	ns
tRAS	35	34	33	32	32	32	ns
tRC	48.75	47.92	47.06	46.16	46.25	46.32	ns

- JEDEC standard 1.2V ± 0.06V Power Supply
- $V_{DDQ} = 1.2V \pm 0.06V$
- 800 MHz f_{CK} for 1600Mb/sec/pin,933 MHz f_{CK} for 1866Mb/sec/pin, 1067MHz f_{CK} for 2133Mb/sec/pin,1200MHz f_{CK} for 2400Mb/sec/pin, 1333MHz f_{CK} for 2666Mb/sec/pin and 1467MHz fCK for 2933Mb/sec/pin.
- 16 Banks (4 Bank Groups)
- Programmable CAS Latency: 10,11,12,13,14,15,16,17,18,19,20,21,22
- Programmable Additive Latency (Posted CAS): 0, CL 2, or CL 1 clock
- Programmable CAS Write Latency (CWL) = 9,11 (DDR4-1600), 10,12 (DDR4-1866), 11,14 (DDR4-2133), 12,16 (DDR4-2400), 14,18 (DDR4-2666) and 16, 20 (DDR4-2933)
- Burst Length: 8, 4 with tCCD = 4 which does not allow seamless read or write [either On the fly using A12 or MRS]
- Bi-directional Differential Data Strobe
- On Die Termination using ODT pin
- Average Refresh Period 7.8us at lower then T_{CASE} 85°C, 3.9us at 85°C < $T_{CASE} \le 95$ °C
- · Asynchronous Reset

3. ADDRESS CONFIGURATION

Organization	Row Address	Column Address	Bank Group Address	Bank Address	Auto Precharge
1Gx8(8Gb) based Module	A0-A15	A0-A9	BG0-BG1	BA0-BA1	A10/AP
2Gx4(8Gb) based Module	A0-A16	A0-A9	BG0-BG1	BA0-BA1	A10/AP



4. REGISTERED DIMM PIN CONFIGURATIONS (FRONT SIDE/BACK SIDE)

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	12V ³ ,NC	145	12V ³ ,NC	40	TDQS12_t, DQS12_t	184	VSS	78	EVENT_n	222	PARITY	117	DQ52	261	VSS
2	VSS	146	VREFCA	41	TDQS12_c, DQS12_c	185	DQS3_c	79	A0	223	VDD	118	VSS	262	DQ53
3	DQ4	147	VSS	42	VSS	186	DQS3_t	80	VDD	224	BA1	119	DQ48	263	VSS
4	VSS	148	DQ5	43	DQ30	187	VSS	81	BA0	225	A10/AP	120	VSS	264	DQ49
5	DQ0	149	VSS	44	VSS	188	DQ31	82	RAS_n/A16	226	VDD	121	TDQS15_t, DQS15_t	265	VSS
6	VSS	150	DQ1	45	DQ26	189	VSS	83	VDD	227	RFU	122	TDQS15_c, DQS15_c	266	DQS6_c
7	TDQS9_t, DQS9_t	151	VSS	46	VSS	190	DQ27	84	S0_n	228	WE_n/A14	123	VSS	267	DQS6_t
8	TDQS9_c, DQS9_c	152	DQS0_c	47	CB4	191	VSS	85	VDD	229	VDD	124	DQ54	268	VSS
9	VSS	153	DQS0_t	48	VSS	192	CB5	86	CAS_n/A15	230	NC	125	VSS	269	DQ55
10	DQ6	154	VSS	49	CB0	193	VSS	87	ODT0	231	VDD	126	DQ50	270	VSS
11	VSS	155	DQ7	50	VSS	194	CB1	88	VDD	232	A13	127	VSS	271	DQ51
12	DQ2	156	VSS	51	TDQS17_t, DQS17_t	195	VSS	89	S1_n	233	VDD	128	DQ60	272	VSS
13	VSS	157	DQ3	52	TDQS17_c, DQS17_c	196	DQS8_c	90	VDD	234	A17	129	VSS	273	DQ61
14	DQ12	158	VSS	53	VSS	197	DQS8_t	91	ODT1	235	NC,C2	130	DQ56	274	VSS
15	VSS	159	DQ13	54	CB6	198	VSS	92	VDD	236	VDD	131	VSS	275	DQ57
16	DQ8	160	VSS	55	VSS	199	CB7	93	C0,CS2_n,NC	237	NC,CS3_c,C1	132	TDQS16_t, DQS16_t	276	VSS
17	VSS	161	DQ9	56	CB2	200	VSS	94	VSS	238	SA2	133	TDQS16_c, DQS16_c	277	DQS7_c
18	TDQS10_t, DQS10_t	162	VSS	57	VSS	201	CB3	95	DQ36	239	VSS	134	VSS	278	DQS7_t
19	TDQS10_c, DQS10_c	163	DQS1_c	58	RESET_n	202	VSS	96	VSS	240	DQ37	135	DQ62	279	VSS
20	VSS	164	DQS1_t	59	VDD	203	CKE1	97	DQ32	241	VSS	136	VSS	280	DQ63
21	DQ14	165	VSS	60	CKE0	204	VDD	98	VSS	242	DQ33	137	DQ58	281	VSS
22	VSS	166	DQ15	61	VDD	205	RFU	99	TDQS13_t, DQS13_t	243	VSS	138	VSS	282	DQ59
23	DQ10	167	VSS	62	ACT_n	206	VDD	100	TDQS13_c, DQS13_c	244	DQS4_c	139	SA0	283	VSS
24	VSS	168	DQ11	63	BG0	207	BG1	101	VSS	245	DQS4_t	140	SA1	284	VDDSPD
25	DQ20	169	VSS	64	VDD	208	ALERT_n	102	DQ38	246	VSS	141	SCL	285	SDA
26	VSS	170	DQ21	65	A12/BC_n	209	VDD	103	VSS	247	DQ39	142	VPP	286	VPP
27	DQ16	171	VSS	66	A9	210	A11	104	DQ34	248	VSS	143	VPP	287	VPP
28	VSS	172	DQ17	67	VDD	211	A7	105	VSS	249	DQ35	144	RFU	288	VPP ⁴
29	TDQS11_t, DQS11_t	173	VSS	68	A8	212	VDD	106	DQ44	250	VSS				
30	TDQS11_c, DQS11_c	174	DQS2_c	69	A6	213	A5	107	VSS	251	DQ45				
31	VSS	175	DQS2_t	70	VDD	214	A4	108	DQ40	252	VSS				
32	DQ22	176	VSS	71	A3	215	VDD	109	VSS	253	DQ41				
33	VSS	177	DQ23	72	A1	216	A2	110	TDQS14_t, DQS14_t	254	VSS				
34	DQ18	178	VSS	73	VDD	217	VDD	111	TDQS14_c, DQS14_c	255	DQS5_c				
35	VSS	179	DQ19	74	CK0_t	218	CK1_t	112	VSS	256	DQS5_t				
36	DQ28	180	VSS	75	CK0_c	219	CK1_c	113	DQ46	257	VSS				
37	VSS	181	DQ29	76	VDD	220	VDD	114	VSS	258	DQ47				
38	DQ24	182	VSS	77	VTT	221	VTT	115	DQ42	259	VSS				
39	VSS	183	DQ25		KE	Υ		116	VSS	260	DQ43				



¹⁾ VPP is 2.5V DC.

²⁾ Pin 230 is defined as NC for UDIMMs, RDIMMs and LRDIMMs. Pin 230 is defined as SAVE_n for NVDIMMs.

³⁾ Pins 1 and 145 are defined as NC for UDIMMs, RDIMMs and LRDIMMs. Pins 1 and 145 are defined as 12V for Hybrid /NVDIMM

⁴⁾ The 5th VPP is required on all modules. DIMMs.

5. PIN DESCRIPOTION


Pin Name	Description
A0-A17 ¹⁾	Register address input
BA0, BA1	Register bank select input
BG0, BG1	Register bank group select input
RAS_n ²⁾	Register row address strobe input
CAS_n ³⁾	Register column address strobe input
WE_n ⁴⁾	Register write enable input
CS0_n, CS1_n, CS2_n, CS3_n	DIMM Rank Select Lines input
CKE0, CKE1	Register clock enable lines input
ODT0, ODT1	Register on-die termination control lines input
ACT_n	Register input for activate input
DQ0-DQ63	DIMM memory data bus
CB0-CB7	DIMM ECC check bits
DQS0_t- DQS17_t	Data Buffer data strobes (positive line of differential pair)
DQS0_c- DQS17_c	Data Buffer data strobes (negative line of differential pair)
CK0_t, CK1_t	Register clock input (positive line of differential pair)
CK0_c, CK1_c	Register clocks input (negative line of differential pair)

NO	TE
NO	

- 1) Address A17 is only valid for 16Gb x4 based SDRAMs.
 2) RAS_n is a multiplexed function with A16.
- 3) CAS_n is a multiplexed function with A15.
- 4) WE_n is a multiplexed function with A14.

Pin Name	Description
SCL	I2C serial bus clock for SPD/TS and register
SDA	I2C serial bus data line for SPD/TS and register
SA0-SA2	I2C slave address select for SPD/TS and register
PAR	Register parity input
VDD	SDRAM core power supply
VPP	SDRAM activating power supply
VREFCA	SDRAM command/address reference supply
VSS	Power supply return (ground)
VDDSPD	Serial SPD/TS positive power supply
ALERT_n	Register ALERT_n output
RESET_n	Set Register and SDRAMs to a Known State
EVENT_n	SPD signals a thermal event has occurred
VTT	SDRAM I/O termination supply
RFU	Reserved for future use

6. ON DIMM THERMAL SENSOR



NOTE:

1) All Samsung RDIMM support Thermal sensor on DIMM.

[Table 3] Temperature Sensor Characteristics

Grade	Range	Tempe	Units	NOTE		
Grade	Kange	Min.	Тур.	Max.	Office	NOTE
	75 < Ta < 95	-	+/- 0.5	+/- 1.0		-
В	40 < Ta < 125	-	+/- 1.0	+/- 2.0	°C	-
	-20 < Ta < 125	-	+/- 2.0	+/- 3.0		-
Resolution			0.25		°C /LSB	-

7. INPUT/OUTPUT FUNCTIONAL DESCRIPTION

[Table 4] Input/Output Function Description

Symbol	Туре	Function
CK_t, CK_c	Input	Clock: CK_t and CK_c are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.
CKE, (CKE1)	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and device input buffers and output drivers. Taking CKE LOW provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down (row Active in any bank). CKE is synchronous for Self-Refresh exit. After VREFCA and Internal DQ Vref have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK_t, CK_c, ODT and CKE, are disabled during power-down. Input buffers, excluding CKE are disabled during Self-Refresh.
CS_n, (CS1_n)	Input	Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external Rank selection on systems with multiple Ranks. CS_n is considered part of the command code.
C0, C1, C2	Input	Chip ID: Chip ID is only used for 3DS for 2,4,8 high stack via TSV to select each slice of stacked component. Chip ID is considered part of the command code.
ODT, (ODT1)	Input	On Die Termination: ODT (registered HIGH) enables RTT_NOM termination resistance internal to the DDR4 SDRAM. When enabled, ODT is only applied to each DQ, DQS_t, DQS_c and DM_n/DBI_n/ TDQS_t, NU/TDQS_c (When TDQS is enabled via Mode Register A11=1 in MR1) signal for x8 configurations. For x16 configuration ODT is applied to each DQ, DQSU_t, DQSU_c, DQSL_t, DQSL_c, DMU_n, and DML_n signal. The ODT pin will be ignored if MR1 is programmed to disable RTT_NOM.
ACT_n	Input	Activation Command Input: ACT_n defines the Activation command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15 and WE_n/A14 will be considered as Row Address A16, A15 and A14
RAS_n/A16. CAS_n/A15. WE_n/A14	Input	Command Inputs: RAS_n/A16, CAS_n/A15 and WE_n/A14 (along with CS_n) define the command being entered. Those pins have multi function. For example, for activation with ACT_n Low, these are Addressing like A16, A15 and A14 but for non-activation command with ACT_n High, these are Command pins for Read, Write and other command defined in command truth table
DM_n/DBI_n/ TDQS_t, (DMU_n/ DBIU_n), (DML_n/ DBIL_n)	Input/Output	Input Data Mask and Data Bus Inversion: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a Write access. DM_n is sampled on both edges of DQS. DM is muxed with DBI function by Mode Register A10,A11,A12 setting in MR5. For x8 device, the function of DM or TDQS is enabled by Mode Register A11 setting in MR1. DBI_n is an input/output identifing whether to store/output the true or inverted data. If DBI_n is LOW, the data will be stored/output after inversion inside the DDR4 SDRAM and not inverted if DBI_n is HIGH. TDQS is only supported in X8
BG0 - BG1	Input	Bank Group Inputs: BG0 - BG1 define to which bank group an Active, Read, Write or Precharge command is being applied. BG0 also determines which mode register is to be accessed during a MRS cycle. X4/8 have BG0 and BG1 but X16 has only BG0.
BA0 - BA1	Input	Bank Address Inputs: BA0 - BA1 define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a MRS cycle.
A0 - A17	Input	Address Inputs: Provide the row address for ACTIVATE Commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. A10/AP, A12/BC_n, RAS_n/A16, CAS_n/A15 and WE_n/A14 have additional functions. See other rows. The address inputs also provide the op-code during Mode Register Set commands. A17 is only defined for the x4 configurations.
A10 / AP	Input	Auto-precharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge should be performed to the accessed bank after the Read/Write operation. (HIGH: Autoprecharge; LOW: no Autoprecharge). A10 is sampled during a Precharge command to determine whether the Precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by bank addresses.
A12 / BC_n	Input	Burst Chop: A12/BC_n is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. (HIGH, no burst chop; LOW: burst chopped). See command truth table for details.
RESET_n	Input	Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is a CMOS rail to rail signal with DC high and low at 80% and 20% of VDD.
DQ	Input/ Output	Data Input/ Output: Bi-directional data bus. If CRC is enabled via Mode register then CRC code is added at the end of Data Burst. Any DQ from DQ0-DQ3 may indicate the internal Vref level during test via Mode Register Setting MR4 A4=High. During this mode, RTT value should be set to Hi-Z. Refer to vendor specific datasheets to determine which DQ is used.



[Table 4] Input/Output Function Description

Symbol	Type	Function
DQS_t, DQS_c, DQSU_t, DQSU_c, DQSL_t, DQSL_c	Input/ Output	Data Strobe: output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQS_t, DQSL_t and DQSU_t are paired with differential signals DQS_c, DQSL_c, and DQSU_c, respectively, to provide differential pair signaling to the system during reads and writes. DDR4 SDRAM supports differential data strobe only and does not support single-ended.
TDQS_t, TDQS_c	Output	Termination Data Strobe: TDQS_t/TDQS_c is applicable for x8 DRAMs only. When enabled via Mode Register A11 = 1 in MR1, the DRAM will enable the same termination resistance function on TDQS_t/TDQS_c that is applied to DQS_t/DQS_c. When disabled via mode register A11 = 0 in MR1, DM/DBI/TDQS will provide the data mask function or Data Bus Inversion depending on MR5; A11,12,10and TDQS_c is not used. x4/x16 DRAMs must disable the TDQS function via mode register A11 = 0 in MR1.
PAR	Input	Command and Address Parity Input: DDR4 Supports Even Parity check in DRAM with MR setting. Once it's enabled via Register in MR5, then DRAM calculates Parity with ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, BG0-BG1, BA0-BA1, A17-A0 and C0-C2 (3DS devices). Command and address inputs shall have parity check performed when commands are latched via the rising edge of CK_t and when CS_n is low.
ALERT_n	Input/ Output	Alert: It has multi functions such as CRC error flag, Command and Address Parity error flag as Output signal. If there is error in CRC, then ALERT_n goes LOW for the period time interval and goes back HIGH. If there is error in Command Address Parity Check, then ALERT_n goes LOW for relatively long period until on going DRAM internal recovery transaction is complete. During Connectivity Test mode, this pin works as input. Using this signal or not is dependent on system. In case of not connected as Signal, ALERT_n Pin must be bounded to VDD on board.
TEN	Input	Connectivity Test Mode Enable: Required on X16 devices and optional input on x4/x8 with densities equal to or greater than 8Gb.HIGH in this pin will enable Connectivity Test Mode operation along with other pins. It is a CMOS rail to rail signal with AC high and low at 80% and 20% of VDD. Using this signal or not is dependent on System. This pin may be DRAM internally pulled low through a weak pull-down resistor to VSS.
NC		No Connect: No internal electrical connection is present.
VDDQ	Supply	DQ Power Supply: 1.2 V +/- 0.06 V
VSSQ	Supply	DQ Ground
VDD	Supply	Power Supply: 1.2 V ± 0.06 V
VSS	Supply	Ground
VPP	Supply	DRAM Activating Power Supply: 2.5V (2.375V min, 2.75V max)
VREFCA	Supply	Reference voltage for CA
ZQ	Supply	Reference Pin for ZQ calibration.

NOTE:

1) Input only pins (BG0-BG1,BA0-BA1, A0-A17, ACT_n, RAS_n/A16, CAS_n/A15, WE_n/A14, CS_n, CKE, ODT, and RESET_n) do not supply termination.



8. REGISTERING CLOCK DRIVER SPECIFICATION

8.1 Timing & Capacitance Values

Symbol	Parameter	Conditions	DDR4-1600/	1866/2133	DDR4-24	00/2666	DDR4-	2933	Units
Syllibol	Parameter	Conditions	Min	Max	Min	Max	Min	Max	Ullits
fclock	Input Clock Frequency	application frequency	625	1080	625	1350	625	1350	MHz
t _{CH} /t _{CL}	Pulse duration, CK_t, CK_c HIGH or LOW		0.4	-	0.4	-	0.4	-	t _{CK}
t _{ACT}	Inputs active time4 before DRST_n is taken HIGH	DCKE0/1 = LOW and DCS0/1_n = HIGH	16	-	16	-	16	-	t _{CK}
t _{PDM}	Propagation delay, single-bit switching, CK_t/ CK_c to output	1.2V Operation	1	1.3	1	1.3	1	1.3	ns
t _{DIS}	output disable time	Rising edge of Yn_t to output float	0.5*tCK + tQSK1(min)	-	0.5*tCK + tQSK1(min)	-	0.5*tCK + tQSK1(min)	-	ps
t _{EN}	output enable time	Output valid to rising edge of Yn_t	0.5*tCK - tQSK1(max)	-	0.5*tCK - tQSK1(max)	-	0.5*tCK - tQSK1(max)	-	ps
C _I	Input capacitance, Data inputs	NOTE ^{1),2)}	0.8	1.1	0.8	1.0	0.8	1.0	
C _{CK}	Input capacitance, CK_t, CK_c	NOTE ^{1),2)}	0.8	1.1	0.8	1.0	0.8	1.0	pF
C _{IR}	Input capacitance, DRST_n	$V_I = V_{DD}$ or V_{SS} ; $V_{DD} = 1.2V$	0.5	2.0	0.5	2.0	0.5	2.0	

NOTE:

8.2 Clock Driver Characteristics


Symbol	Parameter	Conditions	DDR4-1600/1866/ 2133		DDR4-2400		DDR4	l-2666	DDR4-2933		Units
			Min	Max	Min	Max	Min	Max	Min	Max	
t _{jit} (cc)	Cycle-to-cycle period jitter	CK_t/CK_c stable	0	0.025 x tCK	0	0.025 x tCK	0	0.025 x tCK	0	0.025 x tCK	ps
t _{STAB}	Stabilization time		-	5	-	5	-	5	-	5	us
t _{CKsk}	Clock Output skew		-	10	-	10	-	10	-	10	ps
t _{jit} (per)	Yn Clock Period jitter		-0.025 * tCK	0.025 * tCK	-0.025 * tCK	0.025 * tCK	-0.025 * tCK	0.025 * tCK	-0.025 * tCK	0.025 * tCK	ps
t _{jit} (hper)	Half period jitter		-0.032 * tCK	0.032 * tCK	-0.032 * tCK	0.032 * tCK	-0.032 * tCK	0.032 * tCK	-0.032 * tCK	0.032 * tCK	ps
t _{Qsk1}	Qn Output to clock toler- ance		-0.125 * tCK	0.125 * tCK	-0.125 * tCK	0.125 * tCK	-0.1 * tCK	0.1 * tCK	-0.1 * tCK	0.1 * tCK	ps
t _{dynoff}	Maximum re-driven dynamic clock off-set		-	50	-	45	-	45	-	40	ps

¹⁾ This parameter does not include package capacitance.


²⁾ Data inputs are DCKE0/1, DODT0/1, DA0..DA17, DBA0..DBA1, DBG0..DBG1, DACT_n, DC0..DC2, DPAR, DCS0/1_n.


9. FUNCTION BLOCK DIAGRAM:

9.1 16GB, 2Gx72 Module (Populated as 2 rank of x8 DDR4 SDRAMs)




- 1) Unless otherwise noted, resistor values are 15 Ω \pm 5%.
- 2) See the Net Structure diagrams for all resistors associated with the command, address and control bus.
- 3) ZQ resistors are $240\Omega \pm 1\%$. For all other resistor values refer to the appropriate wiring diagram.
- 4) VDDSPD connects to the RCD and the SPD-TSE.





BG[1:0] BG[1:0]A -> BG[1:0]: SDRAMs U[5:1], U[14:10] BG[1:0]B-> BG[1:0]: SDRAMs U[9:6], U[18:15] BA[1:0] BA[1:0]A -> BA[1:0]: SDRAMs U[5:1], U[14:10] BA[1:0]B -> BA[1:0]: SDRAMs U[9:6], U[18:15] A[17:0] A[16:0]A -> A[16:0]: SDRAMs U[5:1], U[14:10] A[16:0]B -> A[16:0]: SDRAMs U[9:6], U[18:15] ACT_n ACTA_n -> ACT_n: SDRAMs U[5:1], U[14:10] ACTB_n -> ACT_n: SDRAMs U[9:6], U[18:15] PARITY PARA -> PAR: SDRAMs U[5:1], U[14:10] PARB -> PAR: SDRAMs U[9:6], U[18:15] CKE0A -> CKE: SDRAMs U[5:1] CKE0 R CKE0B -> CKE: SDRAMs U[9:6] Е G CKE1A -> CKE: SDRAMs U[14:10] CKE1 1 CKE1B -> CKE: SDRAMs U[18:15] S ODT0A -> ODT: SDRAMs U[5:1] ODT0 Т ODT0B -> ODT: SDRAMs U[9:6] Ε ODT1A -> ODT: SDRAMs U[14:10 ODT1 R ODT1B -> ODT: SDRAMs U[18:15] CS0A_n -> CS_n: SDRAMs U[5:1] CS0_n CS0B_n -> CS_n: SDRAMs U[9:6] CS1_n CS1A_n -> CS_n: SDRAMs U[14;10] CS1B_n -> CS_n: SDRAMs U[18:15] Y0 t -> CK t: SDRAMs U[9:6] CK0_t Y1_t -> CK_t: SDRAMs U[5:1] Y2_t -> CK_t: SDRAMs U[18:15] Y3_t -> CK_t: SDRAMs U[14:10] CK0_c Y0_c -> CK_c: SDRAMs U[9:6] Y1_c -> CK_c: SDRAMs U[5:1] Y2_c -> CK_c: SDRAMs U[18:15] CK1_t Y3_c -> CK_c: SDRAMs U[14:10] CK1 c QRST_n -> RESET_n: All SDRAM RESET_n ALERT_n ERROR_IN_n <- ALERT_n: All SDRAMs


9.2 16GB, 2Gx72 Module (Populated as 1 rank of x4 DDR4 SDRAMs)




- 1) Unless otherwise noted, resistor values are $15\Omega \pm 5\%$
- 2) See the Net Structure diagrams for all resistors associated with the command, address and control bus.
- 3) ZQ resistors are 240 Ω \pm 1%. For all other resistor values refer to the appropriate wiring diagram.



9.3 32GB, 4Gx72 Module (Populated as 2 ranks of x4 DDR4 SDRAMs)







NOTE

- 1) Unless otherwise noted, resistor values are 15 $\!\Omega \pm 5\%$.
- 2) See the Net Structure diagrams for all resistors associated with the command, address and control bus.
- 3) ZQ resistors are 240 Ω \pm 1%. For all other resistor values refer to the appropriate wiring diagram.







- 1) CK0_t, CK0_c terminated with 120 Ω ± 5% resistor.
- 2) CK1_t, CK1_c terminated with $120\Omega \pm 5\%$ resistor but not used.
- 3) Unless otherwise noted resistors are $22\Omega \pm 5\%$.

10. ABSOLUTE MAXIMUM RATINGS

[Table 5] Absolute Maximum DC Ratings

Symbol	Parameter	Rating	Units	NOTE
VDD	Voltage on VDD pin relative to Vss	-0.3 ~ 1.5	V	1,3
VDDQ	Voltage on VDDQ pin relative to Vss	-0.3 ~ 1.5	V	1,3
VPP	Voltage on VPP pin relative to Vss	-0.3 ~ 3.0	V	4
V _{IN,} V _{OUT}	Voltage on any pin except VREFCA relative to Vss	-0.3 ~ 1.5	V	1,3,5
T _{STG}	Storage Temperature	-55 to +100	°C	1,2

NOTE:

- 1) Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability
- 2) Storage Temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JESD51-2 standard.
- 3) VDD and VDDQ must be within 300mV of each other at all times; and VREFCA must be not greater than 0.6 x VDDQ, When VDD and VDDQ are less than 500mV; VREFCA may be equal to or less than 300mV
- 4) VPP must be equal or greater than VDD/VDDQ at all times.
- 5) Overshoot area above 1.5 V is specified in 12.3.4, 12.3.5 and 12.3.6.

11. AC & DC OPERATING CONDITIONS

[Table 6] Recommended DC Operating Conditions

Symbol	Parameter		Rating	Unit	NOTE	
Symbol	raidiletei	Min.	Тур.	Max.	Offic	NOTE
VDD	Supply Voltage	1.14	1.2	1.26	V	1,2,3
VDDQ	Supply Voltage for Output	1.14	1.2	1.26	V	1,2,3
VPP	Peak-to-Peak Voltage	2.375	2.5	2.75	V	3

- 1) Under all conditions V_{DDQ} must be less than or equal to V_{DD} .
- 2) V_{DDQ} tracks with $V_{\text{DD}}.$ AC parameters are measured with V_{DD} and V_{DDQ} tied together.
- 3) DC bandwidth is limited to 20MHz.



12. AC & DC INPUT MEASUREMENT LEVELS 12.1 AC & DC Logic Input Levels for Single-Ended Signals

[Table 7] Single-ended AC & DC Input Levels for Command and Address

Symbol	Parameter	DDR4-1600/18	866/2133/2400	DDR4-26	666/2933	Unit	NOTE
Symbol	Farameter	Min.	Max.	Min.	Max.	Oilit	NOTE
VIH.CA(DC75)	DC input logic high	V _{REFCA} + 0.075	VDD	-	-	V	
VIH.CA(DC65)	De input logic riigii	-	-	V _{REFCA} + 0.065	VDD	V	
VIL.CA(DC75)	DC input logic low	VSS	V _{REFCA} -0.075	-	-	V	
VIL.CA(DC65)	De input logic low	-	-	VSS	V _{REFCA} -0.065	V	
VIH.CA(AC100)	AC input logic high	V _{REF} + 0.1	Note 2	-	-	V	
VIH.CA(AC90)	Ac input logic riigii	-	-	V _{REF} + 0.09	Note 2	V	1
VIL.CA(AC100)	AC input logic low	Note 2	V _{REF} - 0.1	-	-	V	
VIL.CA(AC90)	AC imput logic low	-	-	Note 2	V _{REF} - 0.09	V	1
VREFCA(DC)	Reference Voltage for ADD, CMD inputs	0.49*VDD	0.51*VDD	0.49*VDD	0.51*VDD	V	2,3

NOTE

- 1) See "Overshoot and Undershoot Specifications" on section 12.3.
- 2) The AC peak noise on VREFCA may not allow VREFCA to deviate from VREFCA(DC) by more than ± 1% VDD (for reference : approx. ± 12mV) 3) For reference : approx. VDD/2 ± 12mV.

12.2 AC and DC Input Measurement Levels: V_{REF} Tolerances.

The DC-tolerance limits and ac-noise limits for the reference voltages V_{REFCA} is illustrated in Figure 1. It shows a valid reference voltage $V_{\mathsf{REF}}(t)$ as a function of time. (V_{REF} stands for V_{REFCA}).

V_{REF}(DC) is the linear average of V_{REF}(t) over a very long period of time (e.g. 1 sec). This average has to meet the min/max requirement in Table 7. Furthermore $V_{REF}(t)$ may temporarily deviate from $V_{REF}(DC)$ by no more than $\pm 1\% V_{DD}$.




Figure 1. Illustration of V_{REF}(DC) tolerance and V_{REF} AC-noise limits

The voltage levels for setup and hold time measurements $V_{IH}(AC)$, $V_{IH}(DC)$, $V_{IL}(AC)$ and $V_{IL}(DC)$ are dependent on V_{REF} .

"V_{REF}" shall be understood as V_{REF}(DC), as defined in Figure 1.

This clarifies, that DC-variations of V_{REF} affect the absolute voltage a signal has to reach to achieve a valid high or low level and therefore the time to which setup and hold is measured. System timing and voltage budgets need to account for V_{REF}(DC) deviations from the optimum position within the data-eye of the input signals.

This also clarifies that the DRAM setup/hold specification and derating values need to include time and voltage associated with V_{REF} AC-noise. Timing and voltage effects due to AC-noise on V_{REF} up to the specified limit (+/-1% of V_{DD}) are included in DRAM timings and their associated deratings.



12.3 AC and DC Logic Input Levels for Differential Signals

12.3.1 Differential Signals Definition




Figure 2. Definition of differential ac-swing and "time above ac-level" $t_{\mbox{\scriptsize DVAC}}$

NOTE:

- 1) Differential signal rising edge from VIL.DIFF.MAX to VIH.DIFF.MIN must be monotonic slope.
- 2) Differential signal falling edge from VIH.DIFF.MIN to VIL.DIFF.MAX must be monotonic slope.

12.3.2 Differential Swing Requirements for Clock (CK_t - CK_c)

[Table 8] Differential AC and DC Input Levels

Symbol	Parameter	DDR4 -1600	0/1866/2133	DDR4 -24	400/2666	DDR4	-2933	unit	NOT
Cymbol	T diamotor	min max min max		min	max	uiiit	E		
V_{IHdiff}	differential input high	0.150	NOTE 3	0.135	NOTE 3	0.125	NOTE 3	٧	1
V_{ILdiff}	differential input low	NOTE 3	-0.150	NOTE 3	-0.135	NOTE 3	-0.125	٧	1
V _{IHdiff} (AC)	differential input high ac	2 x (V _{IH} (AC) - V _{REF})	NOTE 3	2 x (V _{IH} (AC) - V _{REF})	NOTE 3	2 x (V _{IH} (AC) - V _{REF})	NOTE 3	٧	2
V _{ILdiff} (AC)	differential input low ac	NOTE 3	2 x (V _{IL} (AC) - V _{REF})	NOTE 3	2 x (V _{IL} (AC) - V _{REF})	NOTE 3	2 x (V _{IL} (AC) - V _{REF})	٧	2

NOTE:

- 1) Used to define a differential signal slew-rate.
- 2) for CK_t CK_c use $V_{IH.CA}/V_{IL.CA}(AC)$ of ADD/CMD and V_{REFCA} ;
- 3) These values are not defined; however, the differential signals CK_t CK_c, need to be within the respective limits (V_{IH.CA}(DC) max, V_{IL.CA}(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot.

[Table 9] Allowed Time Before Ringback (tDVAC) for CK_t - CK_c

Slew Rate [V/ns]	tDVAC [ps] @ V _{IH.}	_{/Ldiff} (AC) = 200mV
Siew Rate [v/iis]	min	max
> 4.0	120	-
4.0	115	-
3.0	110	-
2.0	105	-
1.8	100	-
1.6	95	-
1.4	90	-
1.2	85	-
1.0	80	-
< 1.0	80	-



12.3.3 Single-ended Requirements for Differential Signals

Each individual component of a differential signal (CK_t, CK_c) has also to comply with certain requirements for single-ended signals.

CK_t and CK_c have to approximately reach VSEHmin / VSELmax (approximately equal to the ac-levels (VIH.CA(AC) / VIL.CA(AC)) for ADD/CMD signals) in every half-cycle.

Note that the applicable ac-levels for ADD/CMD might be different per speed-bin etc. E.g., if Different value than VIH.CA(AC100)/VIL.CA(AC100) is used for ADD/CMD signals, then these ac-levels apply also for the single-ended signals CK_t and CK_c.




Figure 3. Single-ended requirement for differential signals.

Note that, while ADD/CMD signal requirements are with respect to VrefCA, the single-ended components of differential signals have a requirement with respect to VDD / 2; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time. For single-ended components of differential signals the requirement to reach VSELmax, VSEHmin has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

[Table 10] Single-ended Levels for CK_t, CK_c

Symbol	Parameter	DDR4-1600	/1866/2133	DDR4-24	400/2666	DDR4-2933			NOTE
Symbol	r ai ailletei	Min	Max	Min	Min Max Min Max			Oilit	NOIL
V _{SEH}	Single-ended high-level for CK_t, CK_c	(VDD/2)+0.100	NOTE3	(VDD/2)+0.95	NOTE3	(VDD/2)+0.85	NOTE3	٧	1, 2
V _{SEL}	Single-ended low-level for CK_t, CK_c	NOTE3	(VDD/2)-0.100	NOTE3	(VDD/2)-0.95	NOTE3	(VDD/2)-0.85	٧	1, 2

- 1) For CK_t CK_c use $V_{IH.CA}/V_{IL.CA}(AC)$ of ADD/CMD;
- 2) $V_{IH}(AC)/V_{IL}(AC)$ for ADD/CMD is based on $V_{REFCA};$
- 3) These values are not defined, however the single-ended signals CK_t CK_c need to be within the respective limits (V_{IH.CA}(DC) max, V_{IL.CA}(DC)min) for single-ended signals as well as the limitations for overshoot and undershoot.



12.3.4 Address, Command and Control Overshoot and Undershoot specifications

[Table 11] AC overshoot/undershoot specification for Address, Command and Control pins

				Specif	ication				
Parameter	Symbol	DDR4- 1600	DDR4- 1866	DDR4- 2133	DDR4- 2400	DDR4- 2666	DDR4- 2933	Unit	NOTE
Maximum peak amplitude above VAOS	VAOSP	0.06 V					V		
Upper boundary of overshoot area AAOS1	VAOS		VDD +0.24					V	1
Maximum peak amplitude allowed for undershoot	VAUS			0.	30			V	
Maximum overshoot area per 1 tCK above VAOS	AAOS2	0.0083	0.0071	0.0062	0.0055	0.0055	0.0055	V-ns	
Maximum overshoot area per 1 tCK between VDD and VAOS	AAOS1	0.2550	0.2185	0.1914	0.1699	0.1699	0.1699	V-ns	
Maximum undershoot area per 1 tCK below VSS	AAUS	0.2644	0.2265	0.1984	0.1762	0.1762	0.1762	V-ns	
(A0-A13,A17,BG0-BG1,BA0-BA1,ACT	Γ_n,RAS_n	/A16,CAS_	n/A15,WE_	n/A14,CS_	n,CKE,OD	Γ,C2-C0)			

¹⁾ The value of VAOS matches VDD absolute max as defined in Table 5 Absolute Maximum DC Ratings if VDD equals VDD max as defined in Table 6 Recommended DC Operating Conditions. If VDD is above the recommended operating conditions, VAOS remains at VDD absolute max as defined in Table 5.




Figure 4. Address, Command and Control Overshoot and Undershoot Definition

12.3.5 Clock Overshoot and Undershoot Specifications

[Table 12] AC overshoot/undershoot specification for Clock

		Specification							
Parameter	Symbol	DDR4- 1600	DDR4- 1866	DDR4- 2133	DDR4- 2400	DDR4- 2666	DDR4- 2933	Unit	NOTE
Maximum peak amplitude above VCOS	VCOSP		0.06					V	
Upper boundary of overshoot area ADOS1	VCOS			VDD	+0.24			V	1
Maximum peak amplitude allowed for undershoot	VCUS			0.	30			V	
Maximum overshoot area per 1 UI above VCOS	ACOS2	0.0038	0.0032	0.0028	0.0025	0.0025	0.0025	V-ns	
Maximum overshoot area per 1 UI between VDD and VDOS	ACOS1	0.1125	0.0964	0.0844	0.0750	0.0750	0.0750	V-ns	
Maximum undershoot area per 1 UI below VSS	ACUS	0.1144	0.0980	0.0858	0.0762	0.0762	0.0762	V-ns	
(CK_t, CK_c)									

¹⁾ The value of VCOS matches VDD absolute max as defined in Table 5 Absolute Maximum DC Ratings if VDD equals VDD max as defined in Table 6 Recommended DC Operating Conditions. If VDD is above the recommended operating conditions, VCOS remains at VDD absolute max as defined in Table 5.




Figure 5. Clock Overshoot and Undershoot Definition

12.3.6 Data, Strobe and Mask Overshoot and Undershoot Specifications

[Table 13] AC overshoot/undershoot specification for Data, Strobe and Mask

				Specif	ication				NOT
Parameter	Symbol	DDR4- 1600	DDR4- 1866	DDR4- 2133	DDR4- 2400	DDR4- 2666	DDR4- 2933	Unit	E
Maximum peak amplitude above VDOS	VDOSP			0.	16			V	
Upper boundary of overshoot area ADOS1	VDOS			VDDQ	+ 0.24			V	1
Lower boundary of undershoot area ADUS1	VDUS			0.	30			V	2
Maximum peak amplitude below VDUS	VDUSP	0.10	0.10	0.10	0.10	0.10	0.10	V	
Maximum overshoot area per 1 UI above VDOS	ADOS2	0.0150	0.0129	0.0113	0.0100	0.0100	0.0100	V-ns	
Maximum overshoot area per 1 UI between VDDQ and VDOS	ADOS1	0.1050	0.0900	0.0788	0.0700	0.0700	0.0700	V-ns	
Maximum undershoot area per 1 UI between VSSQ and VDUS1	ADUS1	0.1050	0.0900	0.0788	0.0700	0.0700	0.0700	V-ns	
Maximum undershoot area per 1 UI below VDUS	ADUS2	0.0150	0.0129	0.0113	0.0100	0.0100	0.0100	V-ns	




Figure 6. Data, Strobe and Mask Overshoot and Undershoot Definition

¹⁾ The value of VDOS matches (VIN, VOUT) max as defined in Table 5 Absolute Maximum DC Ratings if VDDQ equals VDDQ max as defined in Table 6 Recommended DC Operating Conditions. If VDDQ is above the recommended operating conditions, VDOS remains at (VIN, VOUT) max as defined in Table 5. 2) The value of VDUS matches (VIN, VOUT) min as defined in Table 5 Absolute Maximum DC Ratings

12.4 Slew Rate Definitions

12.4.1 Slew Rate Definitions for Differential Input Signals (CK)

Input slew rate for differential signals (CK_t, CK_c) are defined and measured as shown in Table 14 and Figure 7.

[Table 14] Differential Input Slew Rate Definition

Description	Meas	ured	Defined by
Description	from	to	Boillied by
Differential input slew rate for rising edge (CK_t - CK_c)	$V_{ILdiffmax}$	$V_{IHdiffmin}$	[V _{IHdiffmin} - V _{ILdiffmax}] / DeltaTRdiff
Differential input slew rate for falling edge (CK_t - CK_c)	$V_{IHdiffmin}$	V _{ILdiffmax}	[V _{IHdiffmin} - V _{ILdiffmax}] / DeltaTFdiff

¹⁾ The differential signal (i,e.,CK $_{\rm t}$ - CK $_{\rm c}$) must be linear between these thresholds.




Figure 7. Differential Input Slew Rate Definition for CK_t, CK_c

12.4.2 Slew Rate Definition for Single-ended Input Signals (CMD/ADD)




Figure 8. Single-ended Input Slew Rate definition for CMD and ADD

- 1) Single-ended input slew rate for rising edge = {VIHCA(AC)Min VILCA(DC)Max} / Delta TR single.
- 2) Single-ended input slew rate for falling edge = {VIHCA(DC)Min VILCA(AC)Max} / Delta TF single.

 3) Single-ended signal rising edge from VILCA(DC)Max to VIHCA(DC)Min must be monotonic slope.
- 4) Single-ended signal falling edge from VIHCA(DC)Min to VILCA(DC)Max must be monotonic slope.

12.5 Differential Input Cross Point Voltage

To guarantee tight setup and hold times as well as output skew parameters with respect to clock, each cross point voltage of differential input signals (CK_t, CK_c) must meet the requirements in Table 15. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the midlevel between of VDD and VSS.




Figure 9. Vix Definition (CK)

[Table 15] Cross Point Voltage for Differential Input Signals (CK)

Symbol	Parameter	DDR4-1600/1866/2133						
Cyllibol	- arameter		in	max				
-	Area of VSEH, VSEL	VSEL < VDD/2 - 145mV	VDD/2 - 145mV =< VSEL =< VDD/2 - 100mV	VDD/2 + 100mV = < VSEH = < VDD/2 + 145mV	VDD/2 + 145mV < VSEH			
VIX(CK)	Differential Input Cross Point Voltage relative to VDD/2 for CK_t, CK_c	-120mV	-(VDD/2 - VSEL) + 25mV	(VSEH - VDD/2) - 25mV	120mV			

Symbol	Parameter	DDR4-2400						
Symbol	Symbol Parameter		in	max				
-	Area of VSEH, VSEL	VSEL < VDD/2 - 145 mV	VDD/2 - 145 mV =< VSEL =< VDD/2 - 100 mV	VDD/2 + 100 mV =< VSEH =< VDD/2 + 145 mV	VDD/2 + 145 mV < VSEH			
VIX(CK)	Differential Input Cross Point Voltage relative to VDD/2 for CK_t, CK_c	-120mV	- (VDD/2 - VSEL) + 25 mV	(VSEH - VDD/2) - 25 mV	120mV			

Symbol	Parameter	DDR4-2666/2933						
Symbol	Symbol Parameter		in	max				
-	Area of VSEH, VSEL	VSEL < VDD/2 - 145 mV	VDD/2 - 145 mV =< VSEL =< VDD/2 - 100 mV	VDD/2 + 100 mV =< VSEH =< VDD/2 + 145 mV	VDD/2 + 145 mV < VSEH			
VIX(CK)	Differential Input Cross Point Voltage relative to VDD/2 for CK_t, CK_c	-110 mV	- (VDD/2 - VSEL) + 30 mV	(VSEH - VDD/2) - 30 mV	110mV			



12.6 CMOS rail to rail Input Levels

12.6.1 CMOS rail to rail Input Levels for RESET_n

[Table 16] CMOS rail to rail Input Levels for RESET_n

Parameter	Symbol	Min	Max	Unit	NOTE
AC Input High Voltage	VIH(AC)_RESET	0.8*VDD	VDD	V	6
DC Input High Voltage	VIH(DC)_RESET	0.7*VDD	VDD	V	2
DC Input Low Voltage	VIL(DC)_RESET	VSS	0.3*VDD	V	1
AC Input Low Voltage	VIL(AC)_RESET	VSS	0.2*VDD	V	7
Rising time	TR_RESET	-	1.0	us	4
RESET pulse width	tPW_RESET	1.0	-	us	3,5

- NOTE:

 1) After RESET_n is registered LOW, RESET_n level shall be maintained below VIL(DC)_RESET during tPW_RESET, otherwise, SDRAM may not be reset.

 2) Once RESET_n is registered HIGH, RESET_n level must be maintained above VIH(DC)_RESET, otherwise, SDRAM operation will not be guaranteed until it is reset asserting RESET_n signal LOW.

 3) RESET is destructive to data contents.

 A) No sleep reversal/ringback) requirement during its level transition from Low to High.

- 5) This definition is applied only "Reset Procedure at Power Stable".
- 6) Overshoot might occur. It should be limited by the Absolute Maximum DC Ratings.
- 7) Undershoot might occur. It should be limited by Absolute Maximum DC Ratings.




Figure 10. RESET_n Input Slew Rate Definition

12.7 AC and DC Logic Input Levels for DQS Signals

12.7.1 Differential signal definition




Figure 11. Definition of differential DQS Signal AC-swing Level

12.7.2 Differential swing requirements for DQS (DQS_t - DQS_c)

[Table 17] Differential AC and DC Input Levels for DQS

Symbol	Parameter	DDR4-16 21		DDR4	l-2400	DDR4	l-2666	DDR4	-2933	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
VIHDiffPeak	VIH.DIFF.Peak Voltage	186	Note2	160	Note2	150	Note2	145	Note2	mV	1
VILDiffPeak	VIL.DIFF.Peak Voltage	Note2	-186	Note2	-160	Note2	-150	Note2	-145	mV	1

¹⁾ Used to define a differential signal slew-rate.
2) These values are not defined; however, the differential signals DQS_t - DQS_c, need to be within the respective limits Overshoot, Undershoot Specification for single-ended signals.

12.7.3 Peak voltage calculation method

The peak voltage of Differential DQS signals are calculated in a following equation.

VIH.DIFF.Peak Voltage = Max(f(t))

VIL.DIFF.Peak Voltage = Min(f(t))

 $f(t) = VDQS_t - VDQS_c$

The Max(f(t)) or Min(f(t)) used to determine the midpoint which to reference the +/-35% window of the exempt non-monotonic signaling shall be the smallest peak voltage observed in all ui's.




Figure 12. Definition of differential DQS Peak Voltage and rage of exempt non-monotonic signaling

12.7.4 Differential Input Cross Point Voltage

To achieve tight RxMask input requirements as well as output skew parameters with respect to strobe, the cross point voltage of differential input signals (DQS_t, DQS_c) must meet the requirements in Table 18. The differential input cross point voltage VIX_DQS (VIX_DQS_FR and VIX_DQS_RF) is measured from the actual cross point of DQS_t, DQS_c relative to the VDQSmid of the DQS_t and DQS_c signals.

VDQSmid is the midpoint of the minimum levels achieved by the transitioning DQS_t and DQS_c signals, and noted by VDQS_trans. VDQS_trans is the difference between the lowest horizontal tangent above VDQSmid of the transitioning DQS signals and the highest horizontal tangent below VDQSmid of the transitioning DQS signals.

A non-monotonic transitioning signal's ledge is exempt or not used in determination of a horizontal tangent provided the said ledge occurs within +/- 35% of the midpoint of either VIH.DIFF.Peak Voltage (DQS_t rising) or VIL.DIFF.Peak Voltage (DQS_c rising), refer to Figure 12. A secondary horizontal tangent resulting from a ring-back transition is also exempt in determination of a horizontal tangent. That is, a falling transition's horizontal tangent is derived from its negative slope to zero slope transition (point A in Figure 13) and a ring-back's horizontal tangent derived from its positive slope to zero slope transition (point B in Figure 13) is not a valid horizontal tangent; and a rising transition's horizontal tangent is derived from its positive slope to zero slope transition (point C in Figure 13) and a ring-back's horizontal tangent derived from its negative slope to zero slope transition (point D in Figure 13) is not a valid horizontal tangent




Figure 13. Vix Definition (DQS)

[Table 18] Cross point voltage for DQS differential input signals

Symbol	Parameter	DDR4-1600/1866/2133/ 2400		DDR4-20	Unit	Note	
			Max	Min	Max		
Vix_DQS_ratio	DQS_t and DQS_c crossing relative to the midpoint of the DQS_t and DQS_c signal swings	-	25	-	25	%	1, 2
VDQSmid_to_Vcent	VDQSmid offset relative to Vcent_DQ(midpoint)	-	min (VIHdiff,50)	-	min (VIHdiff,50)	mV	3, 4, 5

NOTE

- 1) Vix_DQS_Ratio is DQS VIX crossing (Vix_DQS_FR or Vix_DQS_RF) divided by VDQS_trans. VDQS_trans is the difference between the lowest horizontal tangent above VDQSmid of the transitioning DQS signals and the highest horizontal tangent below VDQSmid of the transitioning DQS signals.
- 2) VDQSmid will be similar to the VREFDQ internal setting value obtained during Vref Training if the DQS and DQs drivers and paths are matched.
- 3) The maximum limit shall not exceed the smaller of VIHdiff minimum limit or 50mV.
- 4) VIX measurements are only applicable for transitioning DQS_t and DQS_c signals when toggling data, preamble and high-z states are not applicable conditions.
- 5) The parameter VDQSmid is defined for simulation and ATE testing purposes, it is not expected to be tested in a system.



12.7.5 Differential Input Slew Rate Definition

Input slew rate for differential signals (DQS_t, DQS_c) are defined and measured as shown in Figure 13 and Figure 14.




Figure 14. Differential Input Slew Rate Definition for DQS_t, DQS_c

NOTE:

- 1) Differential signal rising edge from VILDiff_DQS to VIHDiff_DQS must be monotonic slope.
 2) Differential signal falling edge from VIHDiff_DQS to VILDiff_DQS must be monotonic slope.

[Table 19] Differential Input Slew Rate Definition for DQS_t, DQS_c

Description	Meas	ured	Defined by
Description	From	То	Defined by
Differential input slew rate for rising edge (DQS_t - DQS_c)	VILDiff_DQS	VIHDiff_DQS	VILDiff_DQS - VIHDiff_DQS /DeltaTRdiff
Differential input slew rate for falling edge (DQS_t - DQS_c)	VIHDiff_DQS	VILDiff_DQS	VILDiff_DQS - VIHDiff_DQS /DeltaTFdiff

[Table 20] Differential Input Level for DQS_t, DQS_c

Symbol	Parameter	DDR4-1600/1866/2133		DDR4-2400/2666		DDR4-2933		Unit	NOTE
Symbol	raiametei	Min	Max	Min	Max	Min	Max	Oliit N	NOIL
VIHDiff_DQS	Differential Input High	136	-	130	-	115	-	mV	
VILDiff_DQS	Differential Input Low	-	-136	-	-130	-	-115	mV	

[Table 21] Differential Input Slew Rate for DQS_t, DQS_c

Symbol	Parameter	DDR4-1600/18	366/2133/2400	DDR4-26	Unit	NOTE	
Symbol	raiametei	Min	Max	Min	Max	Oiiit	NOIL
SRIdiff	Differential Input Slew Rate	3	18	2.5	18	V/ns	



13. AC AND DC OUTPUT MEASUREMENT LEVELS 13.1 Output Driver DC Electrical Characteristics

The DDR4 driver supports two different Ron values. These Ron values are referred as strong(low Ron) and weak mode(high Ron). A functional representation of the output buffer is shown in the figure below. Output driver impedance RON is defined as follows:

The individual pull-up and pull-down resistors (RON $_{Pu}$ and RON $_{Pd}$) are defined as follows:

$$RON_{Pu} = \frac{VDDQ - Vout}{|I \ out|} \quad \text{under the condition that RONPd is off}$$

$$RON_{Pd} = \frac{Vout}{|I out|}$$
 under the condition that RONPu is off




Figure 15. Output driver

[Table 22] Output Driver DC Electrical Characteristics, assuming RZQ=240ohm; entire operating temperature range; after proper ZQ calibration

RON _{NOM}	Resistor	Vout	Min	Nom	Max	Unit	NOTE
		VOLdc= 0.5*VDDQ	0.73	1	1.1	RZQ/7	1,2
	RON34Pd	VOMdc= 0.8* VDDQ	0.83	1	1.1	RZQ/7	1,2
34Ω		VOHdc= 1.1* VDDQ	0.83	1	1.25	RZQ/7	1,2
3452		VOLdc= 0.5* VDDQ	0.9	1	1.25	RZQ/7	1,2
	RON34Pu	VOMdc= 0.8* VDDQ	0.9	1	1.1	RZQ/7	1,2
		VOHdc= 1.1* VDDQ	0.8	1	1.1	RZQ/7	1,2
		VOLdc= 0.5*VDDQ	0.73	1	1.1	RZQ/5	1,2
	RON48Pd	VOMdc= 0.8* VDDQ	0.83	1	1.1	RZQ/5	1,2
48Ω		VOHdc= 1.1* VDDQ	0.83	1	1.25	RZQ/5	1,2
4052		VOLdc= 0.5* VDDQ	0.9	1	1.25	RZQ/5	1,2
	RON48Pu	VOMdc= 0.8* VDDQ	0.9	1	1.1	RZQ/5	1,2
		VOHdc= 1.1* VDDQ	0.8	1	1.1	RZQ/5	1,2
	veen pull-up and n, MMPuPd	VOMdc= 0.8* VDDQ	-10	-	17	%	1,2,3,4
	Q within byte vari- up, MMPudd	VOMdc= 0.8* VDDQ	-	-	10	%	1,2,4
	Q within byte vari- dn, MMPddd	VOMdc= 0.8* VDDQ	-	-	10	%	1,2,4

NOTE:

$$MMPuPd = \frac{RONPu - RONPd}{RONNOM} *100$$

4) RON variance range ratio to RON Nominal value in a given component, including DQS_t and DQS_c.

MMPddd =
$$\frac{\frac{\text{RONPuMax -RONPuMin}}{\text{RONNOM}}}{\frac{\text{RONPdMax -RONPdMin}}{\text{RONNOM}}} *100$$

$$\frac{\text{RONPdMax -RONPdMin}}{\text{RONNOM}} *100$$

5) This parameter of x16 device is specified for Uper byte and Lower byte.

¹⁾ The tolerance limits are specified after calibration with stable voltage and temperature. For the behavior of the tolerance limits if temperature or voltage changes after calibration, see following 13.1.1 Voltage and Temperature Sensitivity.

²⁾ Pull-up and pull-dn output driver impedances are recommended to be calibrated at 0.8 * VDDQ. Other calibration schemes may be used to achieve the linearity spec shown above, e.g. calibration at 0.5 * VDDQ and 1.1 * VDDQ.

³⁾ Measurement definition for mismatch between pull-up and pull-down, MMPuPd: Measure RONPu and RONPD both at 0.8*VDD separately; Ronnom is the nominal Ron value

13.1.1 Voltage and Temperature Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen according to the equations and tables below.

 $\Delta T = T - T(@calibration); \Delta V = VDDQ - VDDQ(@calibration); VDD = VDDQ$

[Table 23] Output Driver Sensitivity Definitions

Symbol	Min	Max	Unit
R _{ONPU} @ V _{OH(DC)}	$0.6 - dR_{ON}dTH \times \Delta T - dR_{ON}dVH \times \Delta V $	1.1 - $dR_{ON}dTH \times \Delta T + dR_{ON}dVH \times \Delta V $	R _{ZQ} /6
R _{ON} @ V _{OM(DC)}	$0.9 - dR_{ON}dTM \times \Delta T - dR_{ON}dVM \times \Delta V $	$1.1 + dR_{ON}dTM \times \Delta T + dR_{ON}dVM \times \Delta V $	R _{ZQ} /6
R _{ONPD} @ V _{OL(DC)}	$0.6 - dR_{ON}dTL \times \Delta T - dR_{ON}dVL \times \Delta V $	$1.1 + dR_{ON}dTL \times \Delta T + dR_{ON}dVL \times \Delta V $	R _{ZQ} /6


13.1.2 Alert n output Drive Characteristic

[Table 24] Output Driver Temperature and Voltage Sensitivity

Symbol	Voltage and Ter	Unit	
	Min	Max	Onit
dR _{ON} dTM	0	1.5	%/°C
dR _{ON} dVM	0	0.15	%/mV
dR _{ON} dTL	0	1.5	%/°C
dR _{ON} dVL	0	0.15	%/mV
dR _{ON} dTH	0	1.5	%/°C
dR _{ON} dVM	0	0.15	%/mV

A functional representation of the output buffer is shown in the figure below. Output driver impedance RON is defined as follows:

$$RON_{Pd} = \frac{Vout}{I \text{ lout I under the condition that } RON_{Pu} \text{ is off}}$$



Resistor	Vout	Min	Max	Unit	NOTE
	VOLdc= 0.1* VDDQ	0.3	1.2	34Ω	1
RON _{Pd}	V _{OMdc} = 0.8* VDDQ	0.4	1.2	34Ω	1
	V _{OHdc} = 1.1* VDDQ	0.4	1.4	34Ω	1

NOTE:

1) VDDQ voltage is at VDDQ DC.



13.1.3 Output Driver Characteristic of Connectivity Test (CT) Mode

Following Output driver impedance RON will be applied Test Output Pin during Connectivity Test (CT) Mode. The individual pull-up and pull-down resistors (RONPu_CT and RONPd_CT) are defined as follows:

$$RON_{Pu_CT} = \frac{V_{DDQ} - V_{OUT}}{I \text{ lout } I}$$

$$RON_{Pd_CT} = \frac{V_{OUT}}{I \text{ lout } I}$$




Figure 16. Output Driver

RON _{NOM_CT}	Resistor	Vout	Max	Units	NOTE
	RON _{Pd_CT}	$VOB_{dc} = 0.2 \times V_{DDQ}$	1.9	34Ω	1
34Ω		$VOL_{dc} = 0.5 \times V_{DDQ}$	2.0	34Ω	1
		$VOM_{dc} = 0.8 \times V_{DDQ}$	2.2	34Ω	1
		$VOH_{dc} = 1.1 \times V_{DDQ}$	2.5	34Ω	1
	RON _{Pu_CT}	$VOB_{dc} = 0.2 \times V_{DDQ}$	2.5	34Ω	1
		$VOL_{dc} = 0.5 \times V_{DDQ}$	2.2	34Ω	1
		$VOM_{dc} = 0.8 \times V_{DDQ}$	2.0	34Ω	1
		$VOH_{dc} = 1.1 \times V_{DDQ}$	1.9	34Ω	1

NOTE:

1) Connectivity test mode uses un-calibrated drivers, showing the full range over PVT. No mismatch between pull up and pull down is defined.

13.2 Single-ended AC & DC Output Levels

[Table 25] Single-ended AC & DC Output Levels

Symbol	Parameter	DDR4-1600/1866/2133/2400/2666/2933		NOTE
V _{OH} (DC)	DC output high measurement level (for IV curve linearity)	1.1 x V _{DDQ}	V	
V _{OM} (DC)	DC output mid measurement level (for IV curve linearity)	0.8 x V _{DDQ}	V	
V _{OL} (DC)	DC output low measurement level (for IV curve linearity)	0.5 x V _{DDQ}	V	
V _{OH} (AC)	AC output high measurement level (for output SR)	(0.7 + 0.15) x V _{DDQ}	V	1
V _{OL} (AC)	AC output low measurement level (for output SR)	(0.7 - 0.15) x V _{DDQ}	V	1

NOTE:

13.3 Differential AC & DC Output Levels

[Table 26] Differential AC & DC Output Levels

Symbol	Parameter	DDR4-1600/1866/2133/2400/2666/2933	Units	NOTE
V _{OHdiff} (AC)	AC differential output high measurement level (for output SR)	+0.3 x V _{DDQ}	V	1
V _{OLdiff} (AC)	AC differential output low measurement level (for output SR)	-0.3 x V _{DDQ}	V	1

NOTE



¹⁾ The swing of \pm 0.15 × V_{DDQ} is based on approximately 50% of the static single-ended output peak-to-peak swing with a driver impedance of RZQ/7 Ω and an effective test load of 50 Ω to V_{TT} = V_{DDQ} .

The swing of ± 0.3 × V_{DDQ} is based on approximately 50% of the static differential output peak-to-peak swing with a driver impedance of RZQ/7Ω and an effective test load of 50Ω to V_{TT} = V_{DDQ} at each of the differential outputs.

13.4 Single-ended Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single ended signals as shown in Table 27 and Figure 17.

[Table 27] Single-ended Output Slew Rate Definition

Description	Meas	ured	Defined by
Description	From	То	Definied by
Single ended output slew rate for rising edge	V _{OL} (AC)	V _{OH} (AC)	[V _{OH} (AC)-V _{OL} (AC)] / Delta TRse
Single ended output slew rate for falling edge	V _{OH} (AC)	V _{OL} (AC)	[V _{OH} (AC)-V _{OL} (AC)] / Delta TFse

NOTE

¹⁾ Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 17. Single-ended Output Slew Rate Definition

[Table 28] Single-ended Output Slew Rate

Parameter	Symbol	DDR4-1600		DDR4-1866		DDR4-2133		DDR4-2400		DDR4-2666		DDR4-2933		Units
rarameter	Cymbol	Min	Max	Onits										
Single ended output slew rate	SRQse	4	9	4	9	4	9	4	9	4	9	4	9	V/ns

Description: SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

se: Single-ended Signals For Ron = RZQ/7 setting

NOTE:

1) In two cases, a maximum slew rate of 12 V/ns applies for a single DQ signal within a byte lane.

-Case 1 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane are static (i.e. they stay at either high or low).

-Case 2 is defined for a single DQ signal within a byte lane which is switching into a certain direction (either from high to low or low to high) while all remaining DQ signals in the same byte lane are switching into the opposite direction (i.e. from low to high or high to low respectively). For the remaining DQ signal switching into the opposite direction, the regular maximum limit of 9 V/ns applies

13.5 Differential Output Slew Rate

With the reference load for timing measurements, output slew rate for falling and rising edges is defined and measured between VOLdiff(AC) and VOHdiff(AC) for differential signals as shown in Table 29 and Figure 18.

[Table 29] Differential Output Slew Rate Definition

Description	Meas	ured	Defined by
Description	From	То	Definied by
Differential output slew rate for rising edge	V _{OLdiff} (AC)	V _{OHdiff} (AC)	[V _{OHdiff} (AC)-V _{OLdiff} (AC)] / Delta TRdiff
Differential output slew rate for falling edge	V _{OHdiff} (AC)	V _{OLdiff} (AC)	[V _{OHdiff} (AC)-V _{OLdiff} (AC)] / Delta TFdiff

NOTE:

1) Output slew rate is verified by design and characterization, and may not be subject to production test.




Figure 18. Differential Output Slew Rate Definition

[Table 30] Differential Output Slew Rate

	Parameter Differential output slow rate	Symbol	DDR4	-1600	DDR4	-1866	DDR4	-2133	DDR4	-2400	DDR4	-2666	DDR4	-2933	Units
		Cymbol	Min	Max	Onito										
	Differential output slew rate	SRQdiff	8	18	8	18	8	18	8	18	8	18	8	18	V/ns

Description:

SR: Slew Rate

Q: Query Output (like in DQ, which stands for Data-in, Query-Output)

diff: Differential Signals

For Ron = RZQ/7 setting

13.6 Single-ended AC & DC Output Levels of Connectivity Test Mode

Following output parameters will be applied for DDR4 SDRAM Output Signal during Connectivity Test Mode.

[Table 31] Single-ended AC & DC Output Levels of Connectivity Test Mode

Symbol	Parameter	DDR4-1600/1866/2133/2400/2666/2933	Unit	Notes
V _{OH(DC)}	DC output high measurement level (for IV curve linearity)	1.1 x VDDQ	٧	
V _{OM(DC)}	DC output mid measurement level (for IV curve linearity)	0.8 x VDDQ	٧	
V _{OL(DC)}	DC output low measurement level (for IV curve linearity)	0.5 x VDDQ	V	
V _{OB(DC)}	DC output below measurement level (for IV curve linearity)	0.2 x VDDQ	V	
V _{OH(AC)}	AC output high measurement level (for output SR)	VTT + (0.1 x VDDQ)	V	1
V _{OL(AC)}	AC output below measurement level (for output SR)	VTT - (0.1 x VDDQ)	V	1

NOTE:

¹⁾ The effective test load is 50Ω terminated by VTT = 0.5 * VDDQ.




Figure 19. Output Slew Rate Definition of Connectivity Test Mode

[Table 32] Single-ended Output Slew Rate of Connectivity Test Mode

Parameter	Symbol	DDR4-1600/1866/21	133/2400/2666/2933	Unit	Notes
i didilictei	Cymbol	Min	Max	Oiiit	140103
Output signal Falling time	TF_output_CT	-	10	ns/V	
Output signal Rising time	TR_output_CT	-	10	ns/V	

13.7 Test Load for Connectivity Test Mode Timing

The reference load for ODT timings is defined in Figure 20.




Figure 20. Connectivity Test Mode Timing Reference Load

14. SPEED BIN

[Table 33] DDR4-1600 Speed Bins and Operations

	Spe	ed Bin		DDR4	-1600		
	CL-nF	RCD-nRP		11-1	1-11	Unit	NOTE
	Parameter		Symbol	min	max		
Internal read com	mand to first data		tAA	13.75 ¹⁴⁾ (13.50) ^{5),11)}	18.00	ns	12
Internal read com	mand to first data wit	h read DBI enabled	tAA_DBI	tAA(min) + 2nCK		ns	12
ACT to internal rea	CT to internal read or write delay time			tRCD 13.75 - (13.50) ^{5),11)}		ns	12
PRE command period			tRP	13.75 (13.50) ^{5),11)}			12
ACT to PRE command period			tRAS	35	9 x tREFI	ns	12
ACT to ACT or RE	ACT to ACT or REF command period			48.75 (48.50) ^{5),11)}	-	ns	12
	Normal	Read DBI					
CWL = 9	CL = 9	CL = 11 (Optional) ⁵⁾	tCK(AVG)	1.5 (Optional) ^{5),11)}	1.6	ns	1,2,3,4,11,14
	CL = 10	CL = 12	tCK(AVG)	Rese	rved	ns	1,2,3,4,11
	CL = 10	CL = 12	tCK(AVG)	Rese	rved	ns	1,2,3,4
CWL = 9,11	CWL = 9,11		tCK(AVG)	1.25	<1.5	ns	1,2,3,4
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3
Supported CL Set	pported CL Settings			(9),1	1,12	nCK	13,14
Supported CL Set	tings with read DBI			(11),13,14		nCK	13
Supported CWL S	ettings			9,1	11	nCK	

[Table 34] DDR4-1866 Speed Bins and Operations

	Spec	ed Bin		DDR4-	1866				
	CL-nR	CD-nRP		13-13	-13	Unit	NOTE		
	Parameter		Symbol	min	max				
Internal read comr	mand to first data		tAA	13.92 ¹⁴⁾ (13.50) ^{5),12)}	18.00	ns	12		
Internal read comr	mand to first data wi	th read DBI enabled	tAA_DBI	tAA(min) + 2nCK	tAA(max) +2nCK	ns	12		
ACT to internal rea	to internal read or write delay time		ACT to internal read or write delay time		tRCD	13.92 (13.50) ^{5),12)}	-	ns	12
PRE command pe	RE command period		tRP	13.92 (13.50) ^{5),12)}			12		
ACT to PRE comm	CT to PRE command period		tRAS	34	9 x tREFI	ns	12		
ACT to ACT or RE	ACT to ACT or REF command period		tRC	47.92 (47.50) ^{5),12)}		ns	12		
	Normal Read DBI					•			
	CL = 9	CL = 11	tCK(AVG)	1.5	1.6	ns	1,2,3,4,11,14		
CWL = 9	CL = 9	(Optional) ⁵⁾	ick(AVG)	(Optional) ^{5),12)}	1.0	115	1,2,3,4,11,14		
	CL = 10	CL = 12	tCK(AVG)	Reser	ved	ns	1,2,3,4,11		
	CL = 10	CL = 12	tCK(AVG)	Reser	ved	ns	4		
CWL = 9.11	CL = 11	CL = 13	tCK(AVG)	1.25	<1.5	no	1,2,3,4,6		
CVVL - 9,11	CL - II	CL = 13	ick(AVG)	(Optiona) ^{5),12)}	ns	1,2,3,4,0		
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,6		
	CL = 12	CL = 14	tCK(AVG)	Reser	ved	ns	1,2,3,4		
CWL = 10,12	CL = 13	CL = 15	tCK(AVG)	1.071	<1.25	ns	1,2,3,4		
	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3		
Supported CL Set	tings			9,11,12,	13,14	nCK	13,14		
Supported CL Set	supported CL Settings with read DBI			11,13,14	15,16	nCK	13		
Supported CWL S	ettings			9,10,11	1,12	nCK			

[Table 35] DDR4-2133 Speed Bins and Operations

	Spe	ed Bin		DDR4-	-2133		
	CL-nF	CD-nRP		15-1	5-15	Unit	NOTE
	command to first data with read all read or write delay time delay		Symbol	min	max		
Internal read con	ernal read command to first data		tAA	14.06 ¹⁴⁾ (13.50) ^{5),12)}	18.00	ns	12
Internal read con enabled	al read command to first data with read DB and		tAA_DBI	tAA(min) + 3nCK	tAA(max) + 3nCK	ns	12
ACT to internal re	CT to internal read or write delay time		tRCD	14.06 (13.50) ^{5),12)}	-	ns	12
PRE command p	RE command period CT to PRE command period CT to ACT or REF command period		tRP	14.06 (13.50) ^{5),12)}	-	ns	12
ACT to PRE com			tRAS	33	9 x tREFI	ns	12
ACT to ACT or R			tRC	47.06 (46.50) ^{5),12)}	-	ns	12
	Normal	Read DBI	1		-	•	
	CL = 0	CL = 11	+CK(V)(C)	1.5	1.6	no	1 0 2 4 11 14
CWL = 9	CL = 9	(Optional) 5)	tCK(AVG)	(Optional) ^{5),12)}	- 1.0	ns	1,2,3,4,11,14
Ī	CL = 10	CL = 12	tCK(AVG)	Rese	rved	ns	1,2,3,11
	CL = 44	01 - 40	+CK(N)(C)	1.25	<1.5		40047
CWL = 9,11	CL = 11	CL = 13	tCK(AVG)	(Optiona	al) ^{5),12)}	ns	1,2,3,4,7
Ī	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,7
	01 - 10	01 - 45	+CK(N)(C)	1.071	<1.25		40047
CWL = 10,12	CL = 13	CL = 15	tCK(AVG)	(Optiona	al) ^{5),12)}	ns	1,2,3,4,7
Ī	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3,7
	CL = 14	CL = 17	tCK(AVG)	Reserved		ns	1,2,3,4
CWL = 11,14	CL = 15	CL = 18	tCK(AVG)	0.937	<1.071	ns	1,2,3,4
Ī	CL = 16	CL = 19	tCK(AVG)	0.937	<1.071	ns	1,2,3
Supported CL Se	ettings			(9),(11), 12,(1	3),14,15,16	nCK	13,14
	pported CL Settings with read DBI			(11),(13),14,(15),16,18,19			
Supported CWL	Settings			9,10,11	,12,14	nCK	

[Table 36] DDR4-2400 Speed Bins and Operations

	Spe	ed Bin		DDR4-2	400		
	CL-nR	CD-nRP		17-17-	17	Unit	NOTE
	Parameter		Symbol	min	max	1	
Internal read con	nmand to first da	ata	tAA	14.16 (13.75) ^{5),12)}	18.00	ns	12
Internal read con enabled	nmand to first da	ata with read DBI	tAA_DBI	tAA(min) + 3nCK	tAA(max) + 3nCK	ns	12
ACT to internal re	ead or write dela	ay time	tRCD	14.16 (13.75) ^{5),12)}			12
PRE command p	eriod		tRP	14.16 (13.75) ^{5),12)}	-	ns	12
ACT to PRE com	nmand period		tRAS	32	9 x tREFI	ns	12
ACT to ACT or R	EF command p	eriod	od tRC 46.16 (45.75) ^{5),12)} -		ns	12	
	Normal Read DBI						l
CWL = 9	CL = 9	CL = 11 (Optional) ⁵⁾	tCK(AVG)	Reserv	red	ns	1,2,3,4,11
-	CL = 10	CL = 12	tCK(AVG)	1.5	1.6	ns	1,2,3,4,11
	CL = 10	CL = 12	tCK(AVG)	Reserv	red	ns	4
0)4# 0.44	01 44	01 10	101((1)(0)	1.25	<1.5		10010
CWL = 9,11	CL = 11	CL = 13	tCK(AVG)	(Optional)5),12)	ns	1,2,3,4,8
-	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,8
	CL = 12	CL = 14	tCK(AVG)	Reserv	red	ns	4
	<u> </u>	0	101(1)(0)	1.071	<1.25		
CWL = 10,12	CL = 13	CL = 15	tCK(AVG)	(Optional) ^{5),12)}	ns	1,2,3,4,8
-	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3,8
	CL = 14	CL = 17	tCK(AVG)	Reserv	red	ns	4
				0.937	<1.071		
CWL = 11,14	CL = 15	CL = 18	tCK(AVG)	(Optional) ^{5),12)}	ns	1,2,3,4,8
=	CL = 16	CL = 19	tCK(AVG)	0.937	<1.071	ns	1,2,3,8
	CL = 15	CL = 18	tCK(AVG)	Reserv	red	ns	1,2,3,4
O\A/I = 40.40	CL = 16	CL = 19	tCK(AVG)	Reserv	red	ns	1,2,3,4
CWL = 12,16	CL = 17	CL = 20	tCK(AVG)	0.833	<0.937	ns	
	CL = 18	CL = 21	tCK(AVG)	0.833	<0.937	ns	1,2,3
Supported CL Se	ettings			10,11,12,13,14,	15,16,17,18	nCK	13
Supported CL Se	ettings with read	DBI		12,13,14,15,16,	18,19,20,21	nCK	
Supported CWL	Settings			9,10,11,12	,14,16	nCK	

[Table 37] DDR4-2666 Speed Bins and Operations

	Spee	ed Bin		DDR4-	2666		
	CL-nR	CD-nRP		19-19	-19	Unit	NOTE
	Parameter		Symbol	min	max		
Internal read com	nmand to first da	ıta	tAA	14.25 ¹⁴⁾ (13.75) ^{5),12)}	18.00	ns	12
Internal read comenabled	nmand to first da	ta with read DBI	tAA_DBI	tAA(min) + 3nCK	tAA(max) + 3nCK	ns	12
ACT to internal re	ead or write dela	y time	tRCD	14.25 (13.75) ^{5),12)}	-	ns	12
PRE command p	eriod		tRP	14.25 ¹³⁾ (13.75) ^{5),12)}	-		12
ACT to PRE com	mand period		tRAS	32	9 x tREFI	ns	12
ACT to ACT or R	EF command pe	eriod	tRC	46.25 (45.75) ^{5),12)}	-		12
	Normal	Read DBI				*	
CWL = 9	CL = 9	CL = 11	tCK(AVG)	Reser	ved	ns	1,2,3,4,11
OWE - 3	CL = 10	CL = 12	tCK(AVG)	1.5	1.6	ns	1,2,3,11
	CL = 10	CL = 12	tCK(AVG)	Reser	ved	ns	4
CWL = 9,11	CL = 11	CL = 13	+CK(A)(C)	1.25	<1.5	no	10040
CVVL = 9,11	CL = II	CL = 13	tCK(AVG)	(Optiona	II) ^{5),12)}	ns	1,2,3,4,9
	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,9
	CL = 12	CL = 14	tCK(AVG)	Reser	ved	ns	4
	01 10	0	(0)((1)(0)	1.071	<1.25		40040
CWL = 10,12	CL = 13	CL = 15	tCK(AVG)	(Optiona	I) ^{5),12)}	ns	1,2,3,4,9
	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3,9
	CL = 14	CL = 17	tCK(AVG)	Reser	ved	ns	4
				0.937	<1.071		
CWL = 11,14	CL = 15	CL = 18	tCK(AVG)	(Optiona	II) ^{5),12)}	ns	1,2,3,4,9
	CL = 16	CL = 19	tCK(AVG)	0.937	<1.071	ns	1,2,3,9
	CL = 15	CL = 18	tCK(AVG)	Reser	ved	ns	4
	CL = 16	CL = 19	tCK(AVG)	Reser	ved	ns	1,2,3,4,9
CWL = 12,16	0	01 00	(0)((1)(0)	0.833	<0.937		1,2,3,4,9
	CL = 17	CL = 20	tCK(AVG)	(Optiona	II) ^{5),12)}	ns	1,2,3,4,9
	CL = 18	CL = 21	tCK(AVG)	0.833	<0.937	ns	1,2,3
	CL = 17	CL = 20	tCK(AVG)	Reser	ved	ns	1,2,3,4
	CL = 18	CL = 21	tCK(AVG)	Reser	ved	ns	1,2,3,4
CWL = 14.18	CL = 19	CL = 22	tCK(AVG)	0.75	<0.833	ns	1,2,3,4
	CL = 20	CL = 23	tCK(AVG)	0.75	<0.833	ns	1,2,3
Supported CL Se	ttings	1		10,(11),12,(13),14,(1	5),16,(17),18,19,20	nCK	13
Supported CL Se	pported CL Settings with read DBI			12,(13),14,(15),17,(18),19,(20),21,22,23			
Supported CWL	Settings			9,10,11,12,	14,16,18	nCK	
						1	

[Table 38] DDR4-2933 Speed Bins and Operations

	Spec	ed Bin		DDR4-2	933		
	CL-nR	CD-nRP		21-21-2	21	Unit	NOTE
	Parameter		Symbol	min	max		
Internal read com	ımand to first da	ata	tAA	14.32 ¹⁴⁾ (13.75) ^{5),12)}	18.00	ns	12
Internal read com enabled	mand to first da	ata with read DBI	tAA_DBI	tAA(min) + 4nCK	tAA(max) + 4nCK	ns	12
ACT to internal re	ead or write dela	ay time	tRCD	14.32 (13.75) ^{5),12)}	-	ns	12
PRE command po	command period		tRP	14.32 (13.75) ^{5),12)}	-	ns	12
ACT to PRE com	mand period		tRAS	32	9 x tREFI	ns	12
ACT to ACT or RI	EF command po	eriod	tRC	46.32 (45.75) ^{5),12)}			12
	Normal	Read DBI				•	•
CWL = 9	CL = 9	CL = 11	tCK(AVG)	Reserv	ed	ns	1,2,3,4,11
CVVL - 9	CL = 10	CL = 12	tCK(AVG)	1.5	1.6	ns	1,2,3,11
	CL = 10	CL = 12	tCK(AVG)	Reserv	ed	ns	1,2,3,4
014	01 44	01 40	+O(((A)(O)	1.25	<1.5		4 0 0 4 40
CWL = 9,11	CL = 11	CL = 13	tCK(AVG)	(Optional)	5),12)	ns	1,2,3,4,13
_	CL = 12	CL = 14	tCK(AVG)	1.25	<1.5	ns	1,2,3,15
	CL = 12	CL = 14	tCK(AVG)	Reserv	ed	ns	1,2,3,4
CWL = 10,12	CL = 13	CL = 15	tCK(AVG)	1.071	<1.25	ns	1,2,3,4,15
_	01 11	01 10	101((1)(0)	(Optional)			10015
	CL = 14	CL = 16	tCK(AVG)	1.071	<1.25	ns	1,2,3,15
_	CL = 14	CL = 17	tCK(AVG)	Reserv		ns	1,2,3,4
CWL = 11,14	CL = 15	CL = 18	tCK(AVG)	0.937 (Optional)	<1.071 5),12)	ns	1,2,3,4,15
	CL = 16	CL = 19	tCK(AVG)	0.937	<1.071	ns	1,2,3,15
	CL = 15	CL = 18	tCK(AVG)	Reserv	ed	ns	1,2,3,4
	CL = 16	CL = 19	tCK(AVG)	Reserv	ed	ns	1,2,3,4,15
CWL = 12,16	CL = 47	CL - 20	+CK(A)(C)	0.833	0.937		1,2,3,4,15
	CL = 17	CL = 20	tCK(AVG)	(Optional)	5),12)	ns	1,2,3,4,15
_	CL = 18	CL = 21	tCK(AVG)	0.833	0.937	ns	1,2,3,15
	CL = 17	CL = 20	tCK(AVG)	Reserv	ed	ns	1,2,3,4
-	CL = 18	CL = 21	tCK(AVG)	Reserv	ed	ns	1,2,3,4,15
CWL = 14.18	01 10	01 00	+O((/A) /O)	0.75	<0.833	ns	4004
	CL = 19	CL = 22	tCK(AVG)	(Optional)	5),12)	ns	1,2,3,4,15
-	CL = 20	CL = 23	tCK(AVG)	0.75	<0.833	ns	1,2,3,15
	CL = 19	CL = 23	tCK(AVG)	Reserv	Reserved		1,2,3,4
0)4/1 10 00	CL = 20	CL = 24	tCK(AVG)	Reserv	ed	ns	1,2,3,4
CWL = 16, 20	CL = 21	CL = 25	tCK(AVG)	0.682	<0.75	ns	1,2,3,4
	CL = 22	CL = 26	tCK(AVG)	0.682	<0.75	ns	1,2,3
Supported CL Se	ttings	<u>. </u>		10,(11),12,(13),14,(15),16,(17),18,(19),20,21,22		nCK	13
Supported CL Se	upported CL Settings with read DBI			12,(13),14,(15),16,(18),19,(20),21,(22),23,25,26			13
Supported CWL S	Settings			9,10,11,12,14,1	5,16,18,20	nCK	

14.1 Speed Bin Table Note

Absolute Specification

- VDDQ = VDD = 1.20V +/- 0.06 V
- VPP = 2.5V +0.25/-0.125 V
- The values defined with above-mentioned table are DLL ON case.
- DDR4-1600, 1866, 2133, 2400, 2666 and 2933 Speed Bin Tables are valid only when Geardown Mode is disabled.
- 1) The CL setting and CWL setting result in tCK(avg).MIN and tCK(avg).MAX requirements. When making a selection of tCK(avg), both need to be fulfilled: Requirements from
- CL setting as well as requirements from CWL setting.

 2) tCK(avg).MIN limits: Since CAS Latency is not purely analog data and strobe output are synchronized by the DLL all possible intermediate frequencies may not be guaranteed. CL in clock cycle is calculated from tAA following rounding algorithm defined in Section 13.5.
- 3) tCK(avg).MAX limits: Calculate tCK(avg) = tAA.MAX / CL SELECTED and round the resulting tCK(avg) down to the next valid speed bin (i.e. 1.5ns or 1.25ns or 1.071ns or 0.937ns or 0.833ns). This result is tCK(avg).MAX corresponding to CL SELECTED.
- 4) 'Reserved' settings are not allowed. User must program a different value.
- 5) 'Optional' settings allow certain devices in the industry to support this setting, however, it is not a mandatory feature. Refer to supplier's data sheet and/or the DIMM SPD information if and how this setting is supported.
- 6) Any DDR4-1866 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/ Characterization.
- 7) Any DDR4-2133 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/ Characterization
- 8) Any DDR4-2400 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/ Characterization
- 9) Any DDR4-2666 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/
- 10) Any DDR4-2933 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to Production Tests but verified by Design/ Characterization
- 11) DDR4-1600 AC timing apply if DRAM operates at lower than 1600 MT/s data rate.
- 12) Parameters apply from tCK(avg) min to tCK(avg) max at all standard JEDEC clock period values as stated in the Speed Bin Tables.
- 13) CL number in parentheses, it means that these numbers are optional.
- 14) DDR4 SDRAM supports CL=9 as long as a system meets tAA(min).
- 15) Each speed bin lists the timing requirements that need to be supported in order for a given DRAM to be JEDEC compliant. JEDEC compliance does not require support for all speed bins within a given speed. JEDEC compliance requires meeting the parameters for a least one of the listed speed bins.



15. IDD AND IDDQ SPECIFICATION PARAMETERS AND TEST CONDITIONS

15.1 IDD, IPP and IDDQ Measurement Conditions

In this chapter, IDD, IPP and IDDQ measurement conditions such as test load and patterns are defined. Figure 21 shows the setup and test load for IDD, IPP and IDDQ measurements.

- IDD currents (such as IDD0, IDD0A, IDD1, IDD1A, IDD2N, IDD2NA, IDD2NL, IDD2NT, IDD2P, IDD2Q, IDD3N, IDD3NA, IDD3P, IDD4R, IDD4RA, IDD4W, IDD4WA, IDD5B, IDD5F2, IDD5F4, IDD6N, IDD6E, IDD6R, IDD6A, IDD7 and IDD8) are measured as time-averaged currents with all VDD balls of the DDR4 SDRAM under test tied together. Any IPP or IDDQ current is not included in IDD currents.
- IPP currents have the same definition as IDD except that the current on the VPP supply is measured.
- IDDQ currents (such as IDDQ2NT and IDDQ4R) are measured as time-averaged currents with all VDDQ balls of the DDR4 SDRAM under test tied together. Any IDD current is not included in IDDQ currents.

Attention: IDDQ values cannot be directly used to calculate IO power of the DDR4 SDRAM. They can be used to support correlation of simulated IO power to actual IO power as outlined in Figure 22. In DRAM module application, IDDQ cannot be measured separately since VDD and VDDQ are using one merged-power layer in Module PCB.

For IDD, IPP and IDDQ measurements, the following definitions apply:

- "0" and "LOW" is defined as VIN <= VILAC(max).
- "1" and "HIGH" is defined as VIN >= VIHAC(min).
- "MID-LEVEL" is defined as inputs are VREF = VDD / 2.
- Timings used for IDD, IPP and IDDQ Measurement-Loop Patterns are provided in Table 39.
- Basic IDD, IPP and IDDQ Measurement Conditions are described in Table 41.
- Detailed IDD, IPP and IDDQ Measurement-Loop Patterns are described in Table 42 through Table 49.
- IDD Measurements are done after properly initializing the DDR4 SDRAM. This includes but is not limited to setting RON = RZQ/7 (34 Ohm in MR1);

RTT NOM = RZQ/6 (40 Ohm in MR1);

 $RTT_WR = RZQ/2$ (120 Ohm in MR2);

RTT_PARK = Disable;

Qoff = 0_B (Output Buffer enabled) in MR1;

TDQS t disabled in MR1;

CRC disabled in MR2;

CA parity feature disabled in MR5;

Gear down mode disabled in MR3

Read/Write DBI disabled in MR5;

DM disabled in MR5

- Attention: The IDD, IPP and IDDQ Measurement-Loop Patterns need to be executed at least one time before actual IDD or IDDQ measurement is started
- Define D = {CS_n, ACT_n, RAS_n, CAS_n, WE_n} := {HIGH, LOW, LOW, LOW, LOW}; apply BG/BA changes when directed.
- Define D# = {CS_n, ACT_n, RAS_n, CAS_n, WE_n} := {HIGH, HIGH, HIGH, HIGH, HIGH}; apply invert of BG/BA changes when directed above.






Figure 21. Measurement Setup and Test Load for IDD, IPP and IDDQ Measurements

NOTE:

1) DIMM level Output test load condition may be different from above.




Figure 22. Correlation from simulated Channel IO Power to actual Channel IO Power supported by IDDQ Measurement.

[Table 39] Timings used for IDD, IPP and IDDQ Measurement-Loop Patterns

Symbol		DDR4-1600	DDR4-1866	DDR4-2133	DDR4-2400	DDR4-2666	DDR4-2933	Unit
Symbol		11-11-11	13-13-13	15-15-15	17-17-17	19-19-19	21-21-21	Offic
tCK		1.25	1.071	0.937	0.833	0.75	0.682	ns
CL		11	13	15	17	19	21	nCK
CWL		11	12	14	16	18	20	nCK
nRCD		11	13	15	17	19	21	nCK
nRC		39	45	51	56	62	68	nCK
nRAS		28	32	36	39	43	47	nCK
nRP		11	13	15	17	19	21	nCK
nFAW	x4	16	16	16	16	16	16	nCK
III AVV	x8	20	22	23	26	28	31	nCK
nRRDS	x4	4	4	4	4	4	4	nCK
IIKKDS	x8	4	4	4	4	4	4	nCK
nRRDL	x4	5	5	6	6	7	8	nCK
TIKKDL	x8	5	5	6	6	7	8	nCK
tCCD_S		4	4	4	4	4	4	nCK
tCCD_L		5	5	6	6	7	8	nCK
tWTR_S		2	3	3	3	4	4	nCK
tWTR_L		6	7	8	9	10	11	nCK
nRFC 2Gb		128	150	171	193	214	235	nCK
nRFC 4Gb		208	243	278	313	347	382	nCK
nRFC 8Gb		280	327	374	421	467	514	nCK

[Table 40] Basic IDD, IPP and IDDQ Measurement Conditions

Symbol	Description
	Operating One Bank Active-Precharge Current (AL=0)
IDD0	CKE: High; External clock: On; tCK, nRC, nRAS, CL: see Table 39; BL: 8 ¹⁾ ; AL: 0; CS_n: High between ACT and PRE; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 41; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2, (see Table 41); Output Buffer and RTT: Enabled in Mode Regis-
	ters ²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 41
IDD0A	Operating One Bank Active-Precharge Current (AL=CL-1) AL = CL-1, Other conditions: see IDD0
IPP0	Operating One Bank Active-Precharge IPP Current Same condition with IDD0
	Operating One Bank Active-Read-Precharge Current (AL=0)
IDD1	CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see Table 39; BL: 8 ¹⁾ ; AL: 0; CS_n: High between ACT, RD and PRE; Command, Address, Bank Group Address, Bank Address Inputs, Data IO: partially toggling according to Table 42; DM_n: stable at 1; Bank Activity: Cycling with one bank active at a time: 0,0,1,1,2,2, (see Table 42); Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 42
IDD1A	Operating One Bank Active-Read-Precharge Current (AL=CL-1) AL = CL-1, Other conditions: see IDD1
IPP1	Operating One Bank Active-Read-Precharge IPP Current Same condition with IDD1
	Precharge Standby Current (AL=0)
IDD2N	CKE: High; External clock: On; tCK, CL: see Table 39; BL: 8 ¹⁾ ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 43; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed; Out put Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 43
IDD2NA	Precharge Standby Current (AL=CL-1) AL = CL-1, Other conditions: see IDD2N
IPP2N	Precharge Standby IPP Current Same condition with IDD2N
IDD2NT	Precharge Standby ODT Current CKE: High; External clock: On; tCK, CL: see Table 39; BL: 8 ¹⁾ ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 44; Data IO: VSSQ; DM_n: stable at 1; Bank Activity: all banks closed; Out put Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: toggling according to Table 44; Pattern Details: see Table 44
IDDQ2NT (Optional)	Precharge Standby ODT IDDQ Current Same definition like for IDD2NT, however measuring IDDQ current instead of IDD current
IDD2NL	Precharge Standby Current with CAL enabled Same definition like for IDD2N, CAL enabled ³⁾
IDD2NG	Precharge Standby Current with Gear Down mode enabled Same definition like for IDD2N, Gear Down mode enabled ^{3),5)}
	Precharge Standby Current with DLL disabled
IDD2ND	Same definition like for IDD2N, DLL disabled ³⁾
IDD2N_par	Precharge Standby Current with CA parity enabled Same definition like for IDD2N, CA parity enabled ³⁾
IDD2P	Precharge Power-Down Current CKE: Low; External clock: On; tCK, CL: see Table 39; BL: 8 ¹⁾ ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks closed Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0
IPP2P	Precharge Power-Down IPP Current Same condition with IDD2P
IDD2Q	Precharge Quiet Standby Current CKE: High; External clock: On; tCK, CL: see Table 39; BL: 8 ¹⁾ ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1;Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0
IDD3N	Active Standby Current CKE: High; External clock: On; tCK, CL: see Table 39; BL: 8 ¹⁾ ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 43; Data IO: VDDQ; DM_n: stable at 1;Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 43



[Table 40] Basic IDD, IPP and IDDQ Measurement Conditions

Active Standby Current (AL=CL-1) AL = CL-1, Other conditions: see IDD3N
Active Standby IPP Current Same condition with IDD3N
Active Power-Down Current CKE: Low; External clock: On; tCK, CL: see Table 39; BL: 8 ¹⁾ ; AL: 0; CS_n: stable at 1; Command, Address, Bank Group Address, Bank Address Inputs: stable at 0; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0
Active Power-Down IPP Current Same condition with IDD3P
Operating Burst Read Current CKE: High; External clock: On; tCK, CL: see Table 39; BL: 8 ²); AL: 0; CS_n: High between RD; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 45; Data IO: seamless read data burst with different data between one burst and the next one according to Table 45; DM_n: stable at 1; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2, (see Table 45); Output Buffer and RTT: Enabled in Mode Registers ²); ODT Signal: stable at 0; Pattern Details: see Table 45
Operating Burst Read Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4R
Operating Burst Read Current with Read DBI Read DBI enabled ³⁾ , Other conditions: see IDD4R
Operating Burst Read IPP Current Same condition with IDD4R
Operating Burst Read IDDQ Current Same definition like for IDD4R, however measuring IDDQ current instead of IDD current
Operating Burst Read IDDQ Current with Read DBI Same definition like for IDD4RB, however measuring IDDQ current instead of IDD current
Operating Burst Write Current CKE: High; External clock: On; tCK, CL: see Table 39; BL: 8 ¹⁾ ; AL: 0; CS_n: High between WR; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 46; Data IO: seamless write data burst with different data between one burst and the next one according to Table 46; DM_n: stable at 1; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2, (see Table 46); Output Buffer and RTT: Enabled in Mode Registers ²); ODT Signal: stable at HIGH; Pattern Details: see Table 46
Operating Burst Write Current (AL=CL-1) AL = CL-1, Other conditions: see IDD4W
Operating Burst Write Current with Write DBI Write DBI enabled ³⁾ , Other conditions: see IDD4W
Operating Burst Write Current with Write CRC Write CRC enabled ³⁾ , Other conditions: see IDD4W
Operating Burst Write Current with CA Parity CA Parity enabled ³⁾ , Other conditions: see IDD4W
Operating Burst Write IPP Current Same condition with IDD4W
Burst Refresh Current (1X REF) CKE: High; External clock: On; tCK, CL, nRFC: see Table 39; BL: 8 ¹⁾ ; AL: 0; CS_n: High between REF; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 48; Data IO: VDDQ; DM_n: stable at 1; Bank Activity: REF command every nRFC (see Table 48); Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 48
Burst Refresh Write IPP Current (1X REF) Same condition with IDD5B
Burst Refresh Current (2X REF) tRFC=tRFC_x2, Other conditions: see IDD5B
Burst Refresh Write IPP Current (2X REF) Same condition with IDD5F2
Burst Refresh Current (4X REF) tRFC=tRFC_x4, Other conditions: see IDD5B
Burst Refresh Write IPP Current (4X REF) Same condition with IDD5F4

[Table 40] Basic IDD, IPP and IDDQ Measurement Conditions

Symbol	Description
IDD6N	Self Refresh Current: Normal Temperature Range T _{CASE} : 0 - 85°C; Low Power Auto Self Refresh (LP ASR): Normal ⁴); CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: see Table 39; BL: 8 ¹); AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ²); ODT Signal: MID-LEVEL
IPP6N	Self Refresh IPP Current: Normal Temperature Range Same condition with IDD6N
IDD6E	Self-Refresh Current: Extended Temperature Range) T _{CASE} : 0 - 95°C; Low Power Auto Self Refresh (LP ASR): Extended ⁴⁾ ; CKE: Low; External clock: Off; CK_t and CK_c: LOW; CL: see Table 39; BL: 8 ¹⁾ ; AL: 0; CS_n, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: MID-LEVEL
IPP6E	Self Refresh IPP Current: Extended Temperature Range Same condition with IDD6E
IDD6R	Self-Refresh Current: Reduced Temperature Range T _{CASE} : 0 - 45°C; Low Power Auto Self Refresh (LP ASR): Reduced ⁴⁾ ; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: see Table 39; BL: 8 ¹⁾ ; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: MID-LEVEL
IPP6R	Self Refresh IPP Current: Reduced Temperature Range Same condition with IDD6R
IDD6A	Auto Self-Refresh Current T _{CASE} : 0 - 95°C; Low Power Auto Self Refresh (LP ASR): Auto ⁴⁾ ; CKE: Low; External clock: Off; CK_t and CK_c#: LOW; CL: see Table 39; BL: 8 ¹⁾ ; AL: 0; CS_n#, Command, Address, Bank Group Address, Bank Address, Data IO: High; DM_n: stable at 1; Bank Activity: Auto Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers ² ; ODT Signal: MID-LEVEL
IPP6A	Auto Self-Refresh IPP Current Same condition with IDD6A
IDD7	Operating Bank Interleave Read Current CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: see Table 39; BL: 8 ¹⁾ ; AL: CL-1; CS_n: High between ACT and RDA; Command, Address, Bank Group Address, Bank Address Inputs: partially toggling according to Table 49; Data IO: read data bursts with different data between one burst and the next one according to Table 49; DM_n: stable at 1; Bank Activity: two times interleaved cycling through banks (0, 1,7) with different addressing, see Table 49; Output Buffer and RTT: Enabled in Mode Registers ²⁾ ; ODT Signal: stable at 0; Pattern Details: see Table 49
IPP7	Operating Bank Interleave Read IPP Current Same condition with IDD7
IDD8	Maximum Power Down Current Place DRAM in MPSM
IPP8	Maximum Power Down IPP Current Same condition with IDD8

```
NOTE:
1) Burst Length: BL8 fixed by MRS: set MR0 [A1:0=00].
2) Output Buffer Enable
- set MR1 [A12 = 0]: Qoff = Output buffer enabled
- set MR1 [A2:1 = 00]: Output Driver Impedance Control = RZQ/7
RTT_Nom enable
   - set MR1 [A10:8 = 011]: RTT_NOM = RZQ/6
  RTT_WR enable
  - set MR2 [A10:9 = 01]: RTT_WR = RZQ/2
RTT_PARK disable
- set MR5 [A8:6 = 000]
3) CAL enabled: set MR4 [A8:6 = 001]: 1600MT/s
                                            010]: 1866MT/s, 2133MT/s
                                            011]: 2400MT/s, 2666MT/s
                                            100]: 2933MT/s
  Gear Down mode enabled: set MR3 [A3 = 1]: 1/4 Rate
  Gear Down mode enabled: Set IIII. 5 [ DLL disabled: set MR1 [A0 = 0] CA parity enabled: set MR5 [A2:0 = 001]: 1600MT/s,1866MT/s, 2133MT/s 010]: 2400MT/s, 2666MT/s
  Read DBI enabled: set MR5 [A12 = 1]
  Write DBI enabled: set MR5 [A11 = 1]
4) Low Power Array Self Refresh (LP ASR): set MR2 [A7:6 = 00]: Normal 01]: Reduced Temperature range
                                                                                10]: Extended Temperature range
                                                                                11]: Auto Self Refresh
5) IDD2NG should be measured after sync pules (NOP) input.
```



[Table 41] IDD0, IDD0A and IPP0 Measurement-Loop Pattern 1)

CK_t/CK_c	CKE	Sub-Loop	Cycle Number	Command	cs_n	ACT_n	RAS_n/A16	CAS_n/ A15	WE_n/ A14	ТДО	C[2:0] ³⁾	BG[1:0] ²⁾	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴⁾
			0	ACT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			1,2	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
		0	3,4	D_#, D_#	1	1	1	1	1	0	0	3 ²⁾	3	0	0	0	7	F	0	-
		ŭ	•••	repeat patte	ern 1	.4 until	nRAS	6 - 1, tı	runcat	e if ned	cessar	у								
			nRAS	PRE	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	-
				repeat patte	ern 1	.4 unti	l nRC	- 1, tru	ncate	if nece	essary									
		1	1*nRC	repeat Sub-	-Loop	0, use	BG[1	:0] ²⁾ =	1, BA	[1:0] =	1 ins	tead								
		2	2*nRC	repeat Sub-	-Loop	0, use	BG[1	:0] ²⁾ =	0, BA	[1:0] =	2 ins	tead								
		3	3*nRC	repeat Sub-	-Loop	0, use	BG[1	:0] ²⁾ =	1, BA	[1:0] =	3 ins	tead								
l_	ηl	4	4*nRC	repeat Sub-	-Loop	0, use	BG[1	:0] ²⁾ =	0, BA	[1:0] =	• 1 ins	tead								
toggling	Static High	5	5*nRC	repeat Sub-	-Loop	0, use	BG[1	:0] ²⁾ =	1, BA	[1:0] =	2 ins	tead								
tog	Stati	6	6*nRC	repeat Sub-	-Loop	0, use	BG[1	:0] ²⁾ =	0, BA	[1:0] =	3 ins	tead								
		7	7*nRC	repeat Sub	-Loop	0, use	BG[1	:0] ²⁾ =	1, BA	[1:0] =	0 ins	tead								
		8	8*nRC	repeat Sub-	-Loop	0, use	BG[1	:0] ²⁾ =	2, BA	[1:0] =	0 ins	tead								
		9	9*nRC	repeat Sub-	-Loop	0, use	BG[1	:0] ²⁾ =	3, BA	[1:0] =	1 ins	tead								
		10	10*nRC	repeat Sub-	-Loop	0, use	BG[1	:0] ²⁾ =	2, BA	[1:0] =	2 ins	tead								
		11	11*nRC	repeat Sub-	-Loop	0, use	BG[1	:0] ²⁾ =	3, BA	[1:0] =	3 ins	tead								For x4 and
		12	12*nRC	repeat Sub-	-Loop	0, use	BG[1	:0] ²⁾ =	2, BA	[1:0] =	1 ins	tead								x8 only
		13	13*nRC	repeat Sub-	-Loop	0, use	BG[1	:0] ²⁾ =	3, BA	[1:0] =	2 ins	tead								
		14	14*nRC	repeat Sub-	-Loop	0, use	BG[1	:0] ²⁾ =	2, BA	[1:0] =	3 ins	tead								
		15	15*nRC	repeat Sub-	-Loop	0, use	BG[1	:0] ²⁾ =	3, BA	[1:0] =	0 ins	tead								

- NOTE:
 1) DQS_t, DQS_c are VDDQ.
 2) BG1 is don't care for x16 device
 3) C[2:0] are used only for 3DS device
 4) DQ signals are VDDQ.

[Table 42] IDD1, IDD1A and IPP1 Measurement-Loop Pattern¹⁾

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	CS_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ООТ	C[2:0] ³⁾	BG[1:0] ²⁾	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴⁾
_			0	ACT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			1, 2	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			3, 4	D#, D#	1	1	1	1	1	0	0	3 ^{b)}	3	0	0	0	7	F	0	-
				repeat patte	rn 1.	.4 un	til nR	CD -	AL - 1	1, trur	ncate	if nec	essa	ry						
		0	nRCD -AL	RD	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	D0=00, D1=FF D2=FF, D3=00 D4=FF, D5=00 D6=00, D7=FF
				repeat patte	rn 1.	.4 un	itil nR	AS -	1, trui	ncate	if ned	cessa	ry							
			nRAS	PRE	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	-
				repeat patte											1	1				
			1*nRC + 0	ACT	0	0	0	1	1	0	0	1	1	0	0	0	0	0	0	-
			1*nRC + 1, 2	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			1*nRC + 3, 4	D#, D#	1	1	1	1	1	0	0	3 ^{b)}	3	0	0	0	7	F	0	-
		1		repeat patte	rn nh	KC +	14	until 1	*nRC	; + nF	RAS -	1, tru	ncate	e if ne	cess	ary	I	1	1	D0-FF D4-00
	lh th	'	1*nRC + nRCD - AL	RD	0	1	1	0	1	0	0	1	1	0	0	0	0	0	0	D0=FF, D1=00 D2=00, D3=FF D4=00, D5=FF D6=FF, D7=00
toggling	Hig			repeat patte	rn 1.	.4 un	til nR	AS -	1, trui	ncate	if ned	cessa	ry	l			l			
tog	Static High		1*nRC + nRAS	PRE	0	1	0	1	0	0	1	1	0	0	0	0	0	0	0	-
	0,			repeat nRC																
		2	2*nRC	repeat Sub-	Loop	0, us	e B C	[1:0]	²⁾ = 0	, BA[1:0] =	2 ins	stead							
		3	3*nRC	repeat Sub-	Loop	1, us	e B G	[1:0]	²⁾ = 1	, BA[1:0] =	3 ins	stead							
		4	4*nRC	repeat Sub-	Loop	0, us	e B C	[1:0]	²⁾ = 0	, BA[1:0] =	• 1 ins	stead							
		5	5*nRC	repeat Sub-	Loop	1, us	e BG	[1:0]	²⁾ = 1	, BA[1:0] =	2 ins	stead							
		6	6*nRC	repeat Sub-	Loop	0, us	e BG	[1:0]	²⁾ = 0	, BA[1:0] =	3 ins	stead							
		8	7*nRC	repeat Sub-	Loop	1, us	e BC	[1:0]	²⁾ = 1	, BA[1:0] =	0 ins	stead							
		9	9*nRC	repeat Sub-	Loop	1, us	e B G	[1:0]	²⁾ = 2	, BA[1:0] =	• 0 ins	stead							
		10	10*nRC	repeat Sub-	Loop	0, us	e BG	[1:0]	²⁾ = 3	, BA[1:0] =	• 1 ins	stead							
		11	11*nRC	repeat Sub-	Loop	1, us	se B G	[1:0]	²⁾ = 2	, BA[1:0] =	2 ins	stead							
		12	12*nRC	repeat Sub-	Loop	0, us	se B G	[1:0]	²⁾ = 3	, BA[1:0] =	3 ins	stead							
		13	13*nRC	repeat Sub-																For x4 and x8 only
		14	14*nRC	repeat Sub-																
		15	15*nRC	repeat Sub-	_ '															
		16	16*nRC	repeat Sub-																
NOTE		Ī		. Spout Gub	_00p	J, uc		[٠.٠٠]	- 0	, –^[U 11 10	ouu							



¹⁾ DQS_t, DQS_c are used according to RD Commands, otherwise VDDQ. 2) BG1 is don't care for x16 device.

³⁾ C[2:0] are used only for 3DS device.

⁴⁾ Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are VDDQ.

[Table 43] IDD2N, IDD2NA, IDD2NL, IDD2NG, IDD2ND, IDD2N_par, IPP2,IDD3N, IDD3NA and IDD3P Measurement-Loop Pattern¹⁾

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	cs_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ООТ	C[2:0] ³⁾	BG[1:0] ²⁾	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴⁾
			0	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	1	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		U	2	D#, D#	1	1	1	1	1	0	0	3 ²⁾	3	0	0	0	7	F	0	0
			3	D#, D#	1	1	1	1	1	0	0	3 ²⁾	3	0	0	0	7	F	0	0
		1	4-7	repeat S	ub-Lo	op 0,	use E	3G[1:0)] ²⁾ =	1, BA	[1:0]	= 1 in:	stead							
		2	8-11	repeat S	ub-Lo	op 0,	use E	3G[1:0)] ²⁾ =	0, BA	[1:0]	= 2 in:	stead							
		3	12-15	repeat S	ub-Lo	op 0,	use E	3G[1:0)] ²⁾ =	1, BA	[1:0]	= 3 in:	stead							
		4	16-19	repeat S	ub-Lo	op 0,	use E	3G[1:0)] ²) =	0, BA	[1:0]	= 1 in	stead							
	gh	5	20-23	repeat S	ub-Lo	op 0,	use E	3G[1:0)] ²⁾ =	1, BA	[1:0]	= 2 in:	stead							
toggling	Static High	6	24-27	repeat S	ub-Lo	op 0,	use E	3G[1:0)] ²⁾ =	0, BA	[1:0]	= 3 in:	stead							
tog	Stat	7	28-31	repeat S	ub-Lo	op 0,	use E	3G[1:0)] ²⁾ =	1, BA	[1:0]	= 0 in:	stead							
		8	32-35	repeat S	ub-Lo	op 0,	use E	3G[1:0)] ²⁾ =	2, BA	[1:0]	= 0 in:	stead							
		9	36-39	repeat S	ub-Lo	op 0,	use E	3G[1:0)] ²⁾ =	3, BA	[1:0]	= 1 in:	stead							
		10	40-43	repeat S	ub-Lo	op 0,	use E	3G[1:0)] ²⁾ =	2, BA	[1:0]	= 2 in:	stead							
		11	44-47	repeat S	ub-Lo	op 0,	use E	3G[1:0)] ²⁾ =	3, BA	[1:0]	= 3 in:	stead							
		12	48-51	repeat S	ub-Lo	op 0,	use E	3G[1:0)] ²⁾ =	2, BA	[1:0]	= 1 ins	stead							
		13	52-55	repeat S	ub-Lo	op 0,	use E	3G[1:0)] ²⁾ =	3, BA	[1:0]	= 2 in:	stead							
		14	56-59	repeat S	ub-Lo	op 0,	use E	3G[1:0)] ²⁾ =	2, BA	[1:0]	= 3 in:	stead							
		15	60-63	repeat S	ub-Lo	op 0,	use E	3G[1:0)] ²⁾ =	3, BA	[1:0]	= 0 in:	stead							

NOTE:

- 1) DQS_t, DQS_c are VDDQ.
- 2) BG1 is don't care for x16 device.
- 3) C[2:0] are used only for 3DS device.
- 4) DQ signals are VDDQ.

[Table 44] IDD2NT and IDDQ2NT Measurement-Loop Pattern¹⁾

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	u_Sɔ	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ООТ	C[2:0] ³⁾	BG[1:0] ²⁾	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴⁾
			0	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
		0	1	D, D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
		U	2	D#, D#	1	1	1	1	1	0	0	3 ²	3	0	0	0	7	F	0	-
			3	D#, D#	1	1	1	1	1	0	0	3 ²	3	0	0	0	7	F	0	-
		1	4-7	repeat Sub-	Loop	0, but	ODT	= 1 ar	nd BG	[1: 0] ²) = 1,	BA[1:	0] = 1	instea	ad					
		2	8-11	repeat Sub-	Loop	0, but	ODT	= 0 ar	nd BG	[1: 0] ²) = 0,	BA[1:	0] = 2	instea	ad					
		3	12-15	repeat Sub-	Loop	0, but	ODT	= 1 ar	nd BG	[1: 0] ²	⁾ = 1,	BA[1:	0] = 3	instea	ad					
		4	16-19	repeat Sub-	Loop	0, but	ODT	= 0 ar	nd BG	[1: 0] ²) = 0,	BA[1:	0] = 1	instea	ad					
_	ηţ	5	20-23	repeat Sub-	Loop	0, but	ODT	= 1 ar	nd BG	[1: 0] ²) = 1,	BA[1:	0] = 2	instea	ad					
toggling	Static High	6	24-27	repeat Sub-	Loop	0, but	ODT	= 0 ar	nd BG	[1: 0] ²) = 0,	BA[1:	0] = 3	instea	ad					
toĉ	Stati	7	28-31	repeat Sub-	Loop	0, but	ODT	= 1 ar	nd BG	[1: 0] ²) = 1,	BA[1:	0] = 0	instea	ad					
		8	32-35	repeat Sub-	Loop	0, but	ODT	= 0 ar	nd BG	[1: 0] ²) = 2,	BA[1:	0] = 0	instea	ad					
		9	36-39	repeat Sub-	Loop	0, but	ODT	= 1 ar	nd BG	[1: 0] ²) = 3,	BA[1:	0] = 1	instea	ad					
		10	40-43	repeat Sub-	Loop	0, but	ODT	= 0 ar	nd BG	[1: 0] ²) = 2,	BA[1:	0] = 2	instea	ad					
		11	44-47	repeat Sub-	Loop	0, but	ODT	= 1 ar	nd BG	[1: 0] ²) = 3,	BA[1:	0] = 3	instea	ad					For x4 and x8
		12	48-51	repeat Sub-	Loop	0, but	ODT	= 0 ar	nd BG	[1: 0] ²) = 2,	BA[1:	0] = 1	instea	ad					only
		13	52-55	repeat Sub-	Loop	0, but	ODT	= 1 ar	nd BG	[1: 0] ²) = 3,	BA[1:	0] = 2	instea	ad					
		14	56-59	repeat Sub-	Loop	0, but	ODT	= 0 ar	nd BG	[1: 0] ²) = 2,	BA[1:	0] = 3	instea	ad					
		15	60-63	repeat Sub-	Loop	0, but	ODT	= 1 ar	nd BG	[1: 0] ²) = 3,	BA[1:	0] = 0	instea	ad					

- NOTE:
 1) DQS_t, DQS_c are VDDQ.
 2) BG1 is don't care for x16 device.
- 3) C[2:0] are used only for 3DS device.
- 4) DQ signals are VDDQ.

[Table 45] IDD4R, IDDR4RA, IDD4RB and IDDQ4R Measurement-Loop Pattern¹⁾

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	cs_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ТДО	C[2:0] ³⁾	BG[1:0] ²⁾	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴⁾
		0	0	RD	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	D0=00, D1=FF D2=FF, D3=00 D4=FF, D5=00 D6=00, D7=FF
			1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			2,3	D#, D#	1	1	1	1	1	0	0	3 ²⁾	3	0	0	0	7	F	0	-
		1	4	RD	0	1	1	0	1	0	0	1	1	0	0	0	7	F	0	D0=FF, D1=00 D2=00, D3=FF D4=00, D5=FF D6=FF, D7=00
			5	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			6,7	D#, D#	1	1	1	1	1	0	0	3 ²⁾	3	0	0	0	7	F	0	-
		2	8-11	repeat Sub-	Loop	0, us	e BG	[1:0] ²	$^{(2)}$ = 0,	BA[1	:0] =	2 inst	tead							
βι	ligh	3	12-15	repeat Sub-	Loop	1, us	e BG	[1:0] ²	²⁾ = 1,	BA[1	:0] =	3 inst	tead							
toggling	Static High	4	16-19	repeat Sub-	Loop	0, us	e BG	[1:0] ²	²⁾ = 0 ,	BA[1	:0] =	1 inst	tead							
15	Sta	5	20-23	repeat Sub-	Loop	1, us	e BG	[1:0] ²	²⁾ = 1,	BA[1	:0] =	2 inst	tead							
		6	24-27	repeat Sub-	Loop	0, us	e BG	[1:0] ²	²⁾ = 0 ,	BA[1	:0] =	3 inst	tead							
		7	28-31	repeat Sub-	Loop	1, us	e BG	[1:0] ²	²⁾ = 1,	BA[1	:0] =	0 ins	tead							
		8	32-35	repeat Sub-	Loop	0, us	e BG	[1:0] ²	²⁾ = 2,	BA[1	:0] =	0 inst	tead							
		9	36-39	repeat Sub-	Loop	1, us	e BG	[1:0] ²	²⁾ = 3,	BA[1	:0] =	1 inst	tead							
		10	40-43	repeat Sub-	Loop	0, us	e BG	[1:0] ²	²⁾ = 2,	BA[1	:0] =	2 ins	tead							
		11	44-47	repeat Sub-	Loop	1, us	e BG	[1:0] ²	²⁾ = 3,	BA[1	:0] =	3 inst	tead							Fany 4 and 10 ank
		12	48-51	repeat Sub-	Loop	0, us	e BG	[1:0] ²	²⁾ = 2,	BA[1	:0] =	1 inst	tead							For x4 and x8 only
		13	52-55	repeat Sub-	Loop	1, us	e BG	[1:0] ²	²⁾ = 3,	BA[1	:0] =	2 inst	tead							
		14	56-59	repeat Sub-	Loop	0, us	e BG	[1:0] ²	²⁾ = 2,	BA[1	:0] =	3 inst	tead							
		15	60-63	repeat Sub-	Loop	1, us	e BG	[1:0] ²	²⁾ = 3,	BA[1	:0] =	0 inst	ead							

¹⁾ DQS_t, DQS_c are used according to RD Commands, otherwise VDDQ. 2) BG1 is don't care for x16 device.

³⁾ C[2:0] are used only for 3DS device.

⁴⁾ Burst Sequence driven on each DQ signal by Read Command.

[Table 46] IDD4W, IDD4WA, IDD4WB and IDD4W_par Measurement-Loop Pattern¹⁾

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	cs_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ООТ	C[2:0] ³⁾	BG[1:0] ²⁾	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴⁾
		0	0	WR	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	D0=00, D1=FF D2=FF, D3=00 D4=FF, D5=00 D6=00, D7=FF
			1	D	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	-
			2,3	D#, D#	1	1	1	1	1	1	0	3 ²⁾	3	0	0	0	7	F	0	-
		1	4	WR	0	1	1	0	0	1	0	1	1	0	0	0	7	F	0	D0=FF, D1=00 D2=00, D3=FF D4=00, D5=FF D6=FF, D7=00
			5	D	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	-
			6,7	D#, D#	1	1	1	1	1	1	0	3 ²⁾	3	0	0	0	7	F	0	-
		2	8-11	repeat Sub-	Loop	0, us	e BG[1:0] ²⁾	= 0,	BA[1	:0] =	2 inst	tead							
βι	ligh	3	12-15	repeat Sub-	Loop	1, us	e BG[1:0] ²⁾	= 1,	BA[1	:0] =	3 inst	tead							
toggling	Static High	4	16-19	repeat Sub-	Loop	0, us	e BG[1:0] ²⁾	= 0,	BA[1	:0] =	1 inst	tead							
<u>و</u>	Sta	5	20-23	repeat Sub-	Loop	1, us	e BG[1:0] ²⁾	= 1,	BA[1	:0] =	2 inst	tead							
	•	6	24-27	repeat Sub-	Loop	0, us	e BG[1:0] ²⁾	= 0,	BA[1	:0] =	3 inst	tead							
	•	7	28-31	repeat Sub-	Loop	1, us	e BG[1:0] ²⁾	= 1,	BA[1	:0] =	0 inst	tead							
	•	8	32-35	repeat Sub-	Loop	0, us	e BG[1:0] ²⁾	= 2,	BA[1	:0] =	0 inst	tead							
	•	9	36-39	repeat Sub-	Loop	1, us	e BG[1:0] ²⁾	= 3,	BA[1	:0] =	1 inst	tead							
	•	10	40-43	repeat Sub-	Loop	0, us	e BG[1:0] ²⁾	= 2,	BA[1	:0] =	2 inst	tead							
		11	44-47	repeat Sub-	Loop	1, us	e BG[1:0] ²⁾	= 3,	BA[1	:0] =	3 inst	tead							Fany 4 and 40 and
		12	48-51	repeat Sub-	Loop	0, us	e BG[1:0] ²⁾	= 2,	BA[1	:0] =	1 inst	tead							For x4 and x8 only
	-	13	52-55	repeat Sub-	Loop	1, us	e BG[1:0] ²⁾	= 3,	BA[1	:0] =	2 inst	tead							
		14	56-59	repeat Sub-	Loop	0, us	e BG[1:0] ²⁾	= 2,	BA[1	:0] =	3 inst	tead							
	•	15	60-63	repeat Sub-	Loop	1, us	e BG[1:0] ²⁾	= 3,	BA[1	:0] =	0 inst	tead							



¹⁾ DQS_t, DQS_c are used according to WR Commands, otherwise VDDQ. 2) BG1 is don't care for x16 device.

³⁾ C[2:0] are used only for 3DS device.

⁴⁾ Burst Sequence driven on each DQ signal by Write Command.

[Table 47] IDD4WC Measurement-Loop Pattern¹⁾

CK_t, CK_c	СКЕ	Sub-Loop	Cycle Number	Command	cs_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ODT	C[2:0] ³⁾	BG[1:0] ²⁾	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴⁾
			0	WR	0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	D0=00, D1=FF D2=FF, D3=00 D4=FF, D5=00 D6=00, D7=FF D8=CRC
			1,2	D, D	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	-
		0	3,4	D#, D#	1	1	1	1	1	1	0	3 ²⁾	3	0	0	0	7	F	0	-
			5	WR	0	1	1	0	0	1	0	1	1	0	0	0	7	F	0	D0=FF, D1=00 D2=00, D3=FF D4=00, D5=FF D6=FF, D7=00 D8=CRC
			6,7	D, D	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	-
			8,9	D#, D#	1	1	1	1	1	1	0	3 ²⁾	3	0	0	0	7	F	0	-
_	ηί	2	10-14	repeat Sub	-Loo	p 0, ι	use B	G[1:0)] ²⁾ =	0, B	A[1:0]	 = 2 i	nstea	ad						
toggling	Static High	3	15-19	repeat Sub	-Loo	p 1, ι	use B	G[1:0)] ²⁾ =	1, B <i>A</i>	A[1:0]	= 3 i	nstea	ad						
tog	Stati	4	20-24	repeat Sub	-Loo	p 0, ι	use B	G[1:0)] ²⁾ =	0, B	A[1:0]	= 1 i	nstea	ad						
		5	25-29	repeat Sub	-Loo	p 1, ι	use B	G[1:0)] ²⁾ =	1, B <i>A</i>	A[1:0]	 = 2 i	nstea	ad						
		6	30-34	repeat Sub	-Loo	p 0, ι	use B	G[1:0)] ²⁾ =	0, B	4[1:0]	= 3 i	nstea	ad						
		7	35-39	repeat Sub	-Loo	p 1, ι	use B	G[1:0)] ²⁾ =	1, B	4[1:0]	 = 0 i	nstea	ad						
		8	40-44	repeat Sub	-Loo	p 0, ι	use B	G[1:0)] ²⁾ =	2, B	A[1:0]	 = 0 i	nstea	ad						
		9	45-49	repeat Sub	-Loo	p 1, ι	use B	G[1:0)] ²⁾ =	3, B	A[1:0]	= 1 i	nstea	ad						
		10	50-54	repeat Sub	-Loo	p 0, ι	use B	G[1:0)] ²⁾ =	2, B	A[1:0]	 = 2 i	nstea	ad						
		11	55-59	repeat Sub	-Loo	p 1, ι	use B	G[1:0)] ²⁾ =	3, B	A[1:0]	= 3 i	nstea	ad						For x4 and x8 only
		12	60-64	repeat Sub	-Loo	p 0, ι	use B	G[1:0)] ²⁾ =	2, B	A[1:0]	= 1 i	nstea	ad						1 Of A4 and A0 Only
		13	65-69	repeat Sub	-Loo	p 1, ι	use B	G[1:0)] ²⁾ =	3, B	A[1:0]	 = 2 i	nstea	ad						
		14	70-74	repeat Sub	-Loo	p 0, ι	use B	G[1:0)] ²⁾ =	2, B	A[1:0]	= 3 i	nstea	ad						
NOTE		15	75-79	repeat Sub	-Loo	p 1, ι	use B	G[1:0)] ²⁾ =	3, B	4 [1:0]	= 0 i	nstea	ad						

- 1) DQS_t, DQS_c are VDDQ.
- 2) BG1 is don't care for x16 device.
- 3) C[2:0] are used only for 3DS device.
 4) Burst Sequence driven on each DQ signal by Write Command.

[Table 48] IDD5B Measurement-Loop Pattern¹⁾

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	cs_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ООТ	C[2:0] ³⁾	BG[1:0] ²⁾	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴⁾
		0	0	REF	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			1	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			2	D	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-
			3	D#, D#	1	1	1	1	1	0	0	3 ²⁾	3	0	0	0	7	F	0	-
			4	D#, D#	1	1	1	1	1	0	0	3 ²⁾	3	0	0	0	7	F	0	-
			4-7	repeat patt	ern 1	4, u	se B0	G[1:0] ²⁾ = 1	I, BA	[1:0]	= 1 in	stead							
			8-11	repeat patt	ern 1	4, u	se B (G[1:0] ²⁾ = (), BA	[1:0]	= 2 in	stead							
			12-15	repeat patt	ern 1	4, u	se B (G[1:0] ²⁾ = 1	I, BA	[1:0]	= 3 in	stead							
			16-19	repeat patt	ern 1	4, u	se B (G[1:0] ²⁾ = (), BA	[1:0]	= 1 in	stead							
0	gh		20-23	repeat patt	ern 1	4, u	se B (G[1:0] ²⁾ = 1	I, BA	[1:0]	= 2 in	stead							
toggling	Static High	1	24-27	repeat patt	ern 1	4, u	se B (G[1:0] ²⁾ = (), BA	[1:0]	= 3 in	stead							
toć	Stat		28-31	repeat patt	ern 1	4, u	se B (G[1:0] ²⁾ = 1	I, BA	[1:0]	= 0 in	stead							
			32-35	repeat patt	ern 1	4, u	se B (G[1:0] ²⁾ = 2	2, BA	[1:0]	= 0 in	stead							
			36-39	repeat patt	ern 1	4, u	se B (G[1:0] ²⁾ = 3	B, BA	[1:0]	= 1 in	stead							
			40-43	repeat patt	ern 1	4, u	se B(G[1:0] ²⁾ = 2	2, BA	[1:0]	= 2 in	stead							
			44-47	repeat patt	ern 1	4, u	se B(G[1:0] ²⁾ = 3	B, BA	[1:0]	= 3 in	stead							For v4 and v9 only
			48-51	repeat patt	ern 1	4, u	se B(G[1:0] ²⁾ = 2	2, BA	[1:0]	= 1 in	stead							For x4 and x8 only
			52-55	repeat patt	ern 1	4, u	se B (G[1:0] ²⁾ = 3	B, BA	[1:0]	= 2 in	stead							
			56-59	repeat patt	ern 1	4, u	se B (G[1:0] ²⁾ = 2	2, BA	[1:0]	= 3 in	stead							
			60-63	repeat patt	ern 1	4, u	se B (G[1:0] ²⁾ = 3	B, BA	[1:0]	= 0 in	stead							
		2	64 nRFC - 1	repeat Sub	-Loo _l	o 1, Tı	runca	te, if	neces	sary										

NOTE :

- 1) DQS_t, DQS_c are VDDQ.
- 2) BG1 is don't care for x16 device.
- 3) C[2:0] are used only for 3DS device.
- 4) DQ signals are VDDQ.

[Table 49] IDD7 Measurement-Loop Pattern¹⁾

CK_t, CK_c	CKE	Sub-Loop	Cycle Number	Command	cs_n	ACT_n	RAS_n/A16	CAS_n/A15	WE_n/A14	ТДО	C[2:0] ³⁾	BG[1:0] ²⁾	BA[1:0]	A12/BC_n	A[17,13,11]	A[10]/AP	A[9:7]	A[6:3]	A[2:0]	Data ⁴⁾				
			0	ACT	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	-				
		0	1	RDA	0	1	1	0	1	0		0	0	0	0	1	0	0	0	D0=00, D1=FF D2=FF, D3=00 D4=FF, D5=00 D6=00, D7=FF				
			2 D 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0									-												
			3	D#	1	1	1	1	1	0	0	3 ²	3	0	0	0	7	F	0	-				
				repeat patt	ern 2	3 uı	ntil nF	RRD -	1, if r	nRRD	> 4.	Trunc	ate if	nece	ssary									
			nRRD	ACT	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	-				
		1	nRRD + 1	RDA	0	1	1	0	1	0		1	1	0	0	1	0	0	0	D0=FF, D1=00 D2=00, D3=FF D4=00, D5=FF D6=FF, D7=00				
				repeat patt	ern 2	3 ו	until 2	2*nRR	D - 1	, if nF	RD >	4. Tr	uncat	e if n	ecess	ary								
		2	2*nRRD	repeat Sub	eat Sub-Loop 0, use BG[1:0] ²⁾ = 0 , BA[1:0] = 2 instead																			
		3	3*nRRD	repeat Sub	-Loo _l	p 1, u	se BC	G[1:0]	²⁾ = 1	1, BA	1:0] =	3 in:	stead											
		4	4*nRRD	repeat patt	epeat pattern 2 3 until nFAW - 1, if nFAW > 4*nRRD. Truncate if necessary																			
	Чf	5 nFAW repeat Sub-Loop 0, use BG[1:0] ²⁾ = 0 , BA[1:0] = 1 instead																						
toggling	Static High	6	nFAW + nRRD	repeat Sub	repeat Sub-Loop 1, use BG[1:0] ²⁾ = 1, BA[1:0] = 2 instead																			
tog	Stati	7	nFAW + 2*nRRD	repeat Sub	repeat Sub-Loop 0, use BG[1:0] ²⁾ = 0 , BA[1:0] = 3 instead																			
		8	nFAW + 3*nRRD	repeat Sub	-Loo _l	p 1, u	se B C	G[1:0]	²⁾ = 1	1, BA	1:0] =	= 0 in:	stead											
		9	nFAW + 4*nRRD	repeat Sub	-Loo _l	o 4																		
		10	2*nFAW	repeat Sub	-Loo _l	p 0, u	se B (G[1:0]	²⁾ = 2	2, BA	1:0] =	0 in:	stead											
		11	2*nFAW + nRRD	repeat Sub	-Loo _l	p 1, u	se B0	G[1:0]	(²⁾ = 3	3, BA	1:0] =	= 1 in:	stead											
		12	2*nFAW + 2*nRRD	repeat Sub	-Loo _l	p 0, u	se B (G[1:0]	(²⁾ = 2	2, BA	1:0] =	2 in:	stead											
		13	2*nFAW + 3*nRRD	repeat Sub	-Loo _l	p 1, u	se BC	G[1:0]	(²⁾ = 3	3, BA	1:0] =	= 3 in:	stead											
		14	2*nFAW + 4*nRRD	repeat Sub	-Loo _l	o 4																		
																				For x4 and x8 only				
		15	3*nFAW	repeat Sub	-Loo _l	o 0, u	se B0	G[1:0]	²⁾ = 2	2, BA	1:0] =	= 1 in:	stead											
		16	3*nFAW + nRRD	repeat Sub	-Loo _l	p 1, u	se BC	G[1:0]	(²⁾ = 3	3, BA	1:0] =	2 in:	stead											
		17	3*nFAW + 2*nRRD	repeat Sub	-Loo _l	p 0, u	se B (G[1:0]	(²⁾ = 2	2, BA	1:0] :	3 in:	stead											
		18	3*nFAW + 3*nRRD	repeat Sub	-Loo _l	p 1, u	se B C	G[1:0]	(²⁾ = 3	B, BA	1:0] =	= 0 ins	stead											
		19	3*nFAW + 4*nRRD	repeat Sub	-Loo _l	o 4																		
NOTE		20	4*nFAW	repeat patt	ern 2	3 ι	until n	iRC -	1, if n	nRC >	4*nF	AW. 7	Frunca	ate if	neces	sary								

- NOTE:
 1) DQS_t, DQS_c are VDDQ.
 2) BG1 is don't care for x16 device.
 3) C[2:0] are used only for 3DS device.
- 4) Burst Sequence driven on each DQ signal by Read Command. Outside burst operation, DQ signals are VDDQ.



16. IDD SPEC TABLE

IDD and IPP values are for typical operating range of voltage and temperature unless otherwise noted.

[Table 50] $\it I_{\rm DD}$ and $\it I_{\rm DDQ}$ Specification for M393A2K43CB1

	M393A2K43 16GB(2Gx7	CB1: 2Rx8 2) Module	
	DDR4		
Symbol	17-17	7-17	Unit
	VDD 1.2V	VPP 2.5V	
	IDD Max.	IPP Max.	
I _{DD0}	738	63	mA
I _{DD0A}	738	63	mA
I _{DD1}	890	63	mA
I _{DD1A}	848	63	mA
I _{DD2N}	667	54	mA
I _{DD2NA}	610	54	mA
I _{DD2NT}	610	54	mA
I _{DD2NL}	499	54	mA
I _{DD2NG}	640	54	mA
I _{DD2ND}	608	54	mA
I _{DD2N_par}	683	54	mA
I _{DD2P}	423	54	mA
I _{DD2Q}	648	54	mA
/ _{DD3N}	807	72	mA
/ _{DD3NA}	827	72	mA
I _{DD3P}	539	72	mA
I _{DD4R}	1180	63	mA
I _{DD4RA}	1200	63	mA
I _{DD4RB}	1235	63	mA
I _{DD4W}	1202	54	mA
I _{DD4WA}	1254	54	mA
I _{DD4WB}	1192	54	mA
I _{DD4WC}	1089	54	mA
I _{DD4W_par}	1275	54	mA
I _{DD5B}	2719	252	mA
I _{DD5F2}	2097	234	mA
I _{DD5F4}	1941	225	mA
I _{DD6N}	389	72	mA
I _{DD6E}	555	90	mA
I _{DD6R}	276	72	mA
I _{DD6A}	373	90	mA
I _{DD7}	1753	117	mA
I _{DD8}	150	54	mA

NOTE

- 1) DIMM IDD SPEC is based on the condition that de-actived rank (IDLE) is IDD2N. Please refer to Table .
- 2) IDD current measure method and detail patterns are described on DDR4 component datasheet.
- 3) VDD and VDDQ are merged on module PCB (IDDQ values are not considered by Qoff condition)
- 4) DIMM IDD Values are calculated based on the component IDD spec and Register power.



[Table 51] $I_{\rm DD}$ and $I_{\rm DDQ}$ Specification for M393A2K43CB2

	M393A2K43CB2: 2Rx8 16GB(2Gx72) Module								
	DDR4	I-2666	DDR	4-2933					
Symbol	19-1	9-19	21-2	21-21	Unit				
	VDD 1.2V	VPP 2.5V	VDD 1.2V	VPP 2.5V					
	IDD Max.	IPP Max.	IDD Max.	IPP Max.					
I _{DD0}	766	63	782	63	mA				
I _{DD0A}	792	63	808	63	mA				
I _{DD1}	908	63	934	63	mA				
I _{DD1A}	961	63	986	63	mA				
I _{DD2N}	680	54	696	54	mA				
I _{DD2NA}	731	54	748	54	mA				
I _{DD2NT}	731	54	747	54	mA				
I _{DD2NL}	582	54	599	54	mA				
I _{DD2NG}	680	54	696	54	mA				
I _{DD2ND}	645	54	662	54	mA				
I _{DD2N_par}	696	54	712	54	mA				
I _{DD2P}	431	54	448	54	mA				
I _{DD2Q}	661	54	678	54	mA				
I _{DD3N}	823	72	839	72	mA				
I _{DD3NA}	857	72	873	72	mA				
I _{DD3P}	549	72	566	72	mA				
I _{DD4R}	1488	63	1567	63	mA				
I _{DD4RA}	1540	63	1628	63	mA				
I _{DD4RB}	1499	63	1579	63	mA				
I _{DD4W}	1414	54	1482	63	mA				
I _{DD4WA}	1459	54	1536	63	mA				
I _{DD4WB}	1423	54	1491	63	mA				
I _{DD4WC}	1356	54	1425	63	mA				
I _{DD4W_par}	1513	54	1589	63	mA				
I _{DD5B}	2719	252	2719	252	mA				
I _{DD5F2}	2097	234	2097	234	mA				
I _{DD5F4}	1941	225	1941	225	mA				
I _{DD6N}	396	72	409	72	mA				
I _{DD6E}	589	90	550	90	mA				
I _{DD6R}	295	72	276	72	mA				
I _{DD6A}	391	90	372	72	mA				
I _{DD7}	1923	126	1938	126	mA				
I _{DD8}	168	54	213	54	mA				

NOTE:

- 1) DIMM IDD SPEC is based on the condition that de-actived rank (IDLE) is IDD2N. Please refer to Table .
- 2) IDD current measure method and detail patterns are described on DDR4 component datasheet.
- 3) VDD and VDDQ are merged on module PCB (IDDQ values are not considered by Qoff condition)
- 4) DIMM IDD Values are calculated based on the component IDD spec and Register power.



[Table 52] $\emph{I}_{\rm DD}$ and $\emph{I}_{\rm DDQ}$ Specification for M393A2K40CB1

	M393A2K40 16GB(2Gx7	CB1: 1Rx4 '2) Module	
Oh	DDR4-		
Symbol	17-17		Unit
	VDD 1.2V	VPP 2.5V	
	IDD Max.	IPP Max.	
I _{DD0}	805	72	mA
I _{DD0A}	860	72	mA
I _{DD1}	980	72	mA
I _{DD1A}	999	72	mA
I _{DD2N}	676	54	mA
I _{DD2NA}	730	54	mA
/ _{DD2NT}	730	54	mA
I _{DD2NL}	577	54	mA
I _{DD2NG}	678	54	mA
/ _{DD2ND}	643	54	mA
/ _{DD2N_par}	694	54	mA
I _{DD2P}	427	54	mA
I _{DD2Q}	659	54	mA
I _{DD3N}	794	72	mA
/ _{DD3NA}	829	72	mA
I _{DD3P}	545	72	mA
I _{DD4R}	1475	72	mA
/ _{DD4RA}	1526	72	mA
/ _{DD4RB}	1476	72	mA
I _{DD4W}	1613	54	mA
I _{DD4WA}	1710	54	mA
I _{DD4WB}	1631	54	mA
I _{DD4WC}	1564	54	mA
I _{DD4W_par}	1780	54	mA
I _{DD5B}	4401	450	mA
I _{DD5F2}	3211	414	mA
I _{DD5F4}	2938	396	mA
I _{DD6N}	420	72	mA
/ _{DD6E}	600	90	mA
/ _{DD6R}	301	72	mA
/ _{DD6A}	400	90	mA
I _{DD7}	2951	198	mA
I _{DD8}	196	54	mA

NOTE:

- 1) DIMM IDD SPEC is based on the condition that de-actived rank (IDLE) is IDD2N. Please refer to Table .
- 2) IDD current measure method and detail patterns are described on DDR4 component datasheet.
- 3) VDD and VDDQ are merged on module PCB (IDDQ values are not considered by Qoff condition)
- 4) DIMM IDD Values are calculated based on the component IDD spec and Register power.



[Table 53] $\emph{I}_{\rm DD}$ and $\emph{I}_{\rm DDQ}$ Specification for M393A2K40CB2

	M393A2K40CB2: 1Rx4 16GB(2Gx72) Module								
Sumb at		1-2666	DDR4						
Symbol		9-19		21-21	Unit				
L	VDD 1.2V	VPP 2.5V	VDD 1.2V	VPP 2.5V					
	IDD Max.	IPP Max.	IDD Max.	IPP Max.					
I _{DD0}	838	72	856	72	mA				
I _{DD0A}	891	72	908	72	mA				
I _{DD1}	1000	72	1018	72	mA				
I _{DD1A}	1102	72	1138	72	mA				
I _{DD2N}	689	54	707	54	mA				
I _{DD2NA}	744	54	762	54	mA				
I _{DD2NT}	744	54	761	54	mA				
I _{DD2NL}	588	54	606	54	mA				
I _{DD2NG}	691	54	709	54	mA				
I _{DD2ND}	656	54	674	54	mA				
I _{DD2N_par}	708	54	725	54	mA				
I _{DD2P}	435	54	453	54	mA				
I _{DD2Q}	672	54	690	54	mA				
I _{DD3N}	810	72	828	72	mA				
I _{DD3NA}	845	72	863	72	mA				
I _{DD3P}	556	72	574	72	mA				
I _{DD4R}	1937	72	2062	72	mA				
I _{DD4RA}	2043	72	2168	72	mA				
I _{DD4RB}	1938	72	2063	72	mA				
I _{DD4W}	1908	54	2032	72	mA				
I _{DD4WA}	1999	54	2123	72	mA				
I _{DD4WB}	1925	54	2049	72	mA				
I _{DD4WC}	1806	54	1913	72	mA				
I _{DD4W_par}	2120	54	2261	72	mA				
I _{DD5B}	4401	450	4401	450	mA				
I _{DD5F2}	3211	414	3211	414	mA				
I _{DD5F4}	2938	396	2938	396	mA				
I _{DD6N}	428	72	427	72	mA				
I _{DD6E}	612	90	612	90	mA				
I _{DD6R}	307	72	307	72	mA				
I _{DD6A}	408	72	408	72	mA				
I _{DD7}	3470	216	3486	198	mA				
I _{DD8}	200	54	218	54	mA				

NOTE

- 1) DIMM IDD SPEC is based on the condition that de-actived rank (IDLE) is IDD2N. Please refer to Table .
- 2) IDD current measure method and detail patterns are described on DDR4 component datasheet.
- 3) VDD and VDDQ are merged on module PCB (IDDQ values are not considered by Qoff condition)
- 4) DIMM IDD Values are calculated based on the component IDD spec and Register power.



[Table 54] $\it I_{\rm DD}$ and $\it I_{\rm DDQ}$ Specification for M393A4K40CB1

	M393A4K4 32GB(4G)						
	DDR	Unit					
Symbol	17-	17-17-17					
	VDD 1.2V	VPP 2.5V					
	IDD Max.	IPP Max.					
I _{DD0}	1261	126	mA				
/ _{DD0A}	1318	126	mA				
I _{DD1}	1486	126	mA				
I _{DD1A}	1467	126	mA				
I _{DD2N}	1181	108	mA				
I _{DD2NA}	1249	108	mA				
I _{DD2NT}	1248	108	mA				
I _{DD2NL}	944	108	mA				
I _{DD2NG}	1145	108	mA				
I _{DD2ND}	1077	108	mA				
/ _{DD2N_par}	1177	108	mA				
I _{DD2P}	589	108	mA				
I _{DD2Q}	1108	108	mA				
I _{DD3N}	1377	144	mA				
/ _{DD3NA}	1446	144	mA				
I _{DD3P}	826	144	mA				
I _{DD4R}	1869	126	mA				
I _{DD4RA}	1912	126	mA				
/ _{DD4RB}	1869	126	mA				
I _{DD4W}	2049	108	mA				
I _{DD4WA}	2151	108	mA				
I _{DD4WB}	2069	108	mA				
I _{DD4WC}	2011	108	mA				
/ _{DD4W_par}	2213	108	mA				
I _{DD5B}	4935	504	mA				
/ _{DD5F2}	3745	468	mA				
/ _{DD5F4}	3472	450	mA				
I _{DD6N}	834	144	mA				
I _{DD6E}	1197	180	mA				
I _{DD6R}	596	144	mA				
/ _{DD6A}	795	180	mA				
I _{DD7}	3389	252	mA				
I _{DD8}	396	108	mA				

NOTE:

- 1) DIMM IDD SPEC is based on the condition that de-actived rank (IDLE) is IDD2N. Please refer to Table .
- 2) IDD current measure method and detail patterns are described on DDR4 component datasheet.
- 3) VDD and VDDQ are merged on module PCB (IDDQ values are not considered by Qoff condition)
- 4) DIMM IDD Values are calculated based on the component IDD spec and Register power.



[Table 55] $\it I_{\rm DD}$ and $\it I_{\rm DDQ}$ Specification for M393A4K40CB2

	M393A4K40CB2: 2Rx4 32GB(4Gx72) Module								
Symbol	DDR4		DDR4	l lmi4					
Symbol	19-1			1-21	Unit				
	VDD 1.2V	VPP 2.5V	VDD 1.2V	VPP 2.5V	_				
	IDD Max.	IPP Max.	IDD Max.	IPP Max.					
I _{DD0}	1313	126	1350	126	mA				
I _{DD0A}	1366	126	1402	126	mA				
I _{DD1}	1516	126	1552	126	mA				
I _{DD1A}	1618	126	1673	126	mA				
I _{DD2N}	1205	108	1242	108	mA				
I _{DD2NA}	1274	108	1311	108	mA				
I _{DD2NT}	1273	108	1310	108	mA				
I _{DD2NL}	963	108	999	108	mA				
I _{DD2NG}	1168	108	1205	108	mA				
I _{DD2ND}	1098	108	1135	108	mA				
I _{DD2N_par}	1201	108	1238	108	mA				
I _{DD2P}	601	108	638	108	mA				
I _{DD2Q}	1130	108	1167	108	mA				
/ _{DD3N}	1405	144	1441	144	mA				
I _{DD3NA}	1475	144	1511	144	mA				
I _{DD3P}	842	144	879	144	mA				
I _{DD4R}	2455	126	2597	126	mA				
I _{DD4RA}	2561	126	2703	126	mA				
I _{DD4RB}	2455	126	2597	126	mA				
I _{DD4W}	2424	108	2566	126	mA				
I _{DD4WA}	2515	108	2657	126	mA				
I _{DD4WB}	2441	108	2583	126	mA				
I _{DD4WC}	2323	108	2447	126	mA				
I _{DD4W_par}	2636	108	2795	126	mA				
I _{DD5B}	4935	504	4935	504	mA				
I _{DD5F2}	3745	468	3745	468	mA				
I _{DD5F4}	3472	450	3472	450	mA				
I _{DD6N}	851	144	850	144	mA				
I _{DD6E}	1221	180	1221	180	mA				
I _{DD6R}	608	144	609	144	mA				
I _{DD6A}	811	144	810	144	mA				
I _{DD7}	3985	270	4021	252	mA				
I _{DD8}	404	108	441	108	mA				

NOTE

- 1) DIMM IDD SPEC is based on the condition that de-actived rank (IDLE) is IDD2N. Please refer to Table .
- 2) IDD current measure method and detail patterns are described on DDR4 component datasheet.
- 3) VDD and VDDQ are merged on module PCB (IDDQ values are not considered by Qoff condition)
- 4) DIMM IDD Values are calculated based on the component IDD spec and Register power.



[Table 56] DIMM Rank Status

SEC DIMM	Operating Rank	The other Rank
I _{DD0}	I _{DD0}	I _{DD2N}
I _{DD1}	I_{DD1}	I _{DD2N}
I _{DD2P}	I_{DD2P}	I _{DD2P}
I_{DD2N}	I _{DD2N}	I _{DD2N}
I _{DD2Q}	I_{DD2Q}	I _{DD2Q}
I _{DD3P}	I _{DD3P}	I _{DD3P}
I_{DD3N}	/ _{DD3N}	I _{DD3N}
I _{DD4R}	I_{DD4R}	I _{DD2N}
I _{DD4W}	I _{DD4W}	I _{DD2N}
I _{DD5B}	/ _{DD5B}	I _{DD2N}
I _{DD6}	I_{DD6}	I _{DD6}
I _{DD7}	I _{DD7}	I _{DD2N}
I _{DD8}	I_{DD8}	/ _{DD8}

17. INPUT/OUTPUT CAPACITANCE

[Table 57] Silicon Pad I/O Capacitance

Symbol	Parameter	DDR4-1600/1866/ 2133		DDR4-2400/2666		DDR4-2933		Unit	NOTE
		min	max	min	max	min	max		
C _{IO}	Input/output capacitance	0.55	1.4	0.55	1.15	0.55	1.0	pF	1,2,3
C _{DIO}	Input/output capacitance delta	-0.1	0.1	-0.1	0.1	-0.1	0.1	pF	1,2,3,11
C _{DDQS}	Input/output capacitance delta DQS_t and DQS_c	-	0.05	-	0.05	-	0.05	pF	1,2,3,5
C _{CK}	Input capacitance, CK_t and CK_c	0.2	0.8	0.2	0.7	0.2	0.7	pF	1,3
C _{DCK}	Input capacitance delta CK_t and CK_c	-	0.05	-	0.05	-	0.05	pF	1,3,4
C _I	Input capacitance (CTRL, ADD, CMD pins only)	0.2	0.8	0.2	0.7	0.2	0.6	pF	1,3,6
C _{DI_CTRL}	Input capacitance delta (All CTRL pins only)	-0.1	0.1	-0.1	0.1	-0.1	0.1	pF	1,3,7,8
C _{DI_ADD_CMD}	Input capacitance delta (All ADD/CMD pins only)	-0.1	0.1	-0.1	0.1	-0.1	0.1	pF	1,2,9,10
C _{ALERT}	Input/output capacitance of ALERT	0.5	1.5	0.5	1.5	0.5	1.5	pF	1,3
C _{ZQ}	Input/output capacitance of ZQ	-	2.3	-	2.3	-	2.3	pF	1,3,12
CTEN	Input capacitance of TEN	0.2	2.3	0.2	2.3	0.2	2.3	pF	1,3,13

NOTE:

- 1) This parameter is not subject to production test. It is verified by design and characterization. The silicon only capacitance is validated by de-embedding the package L & C parasitic. The capacitance is measured with VDD, VDDQ, VSS, VSSQ applied with all other signal pins floating.
- 2) DQ, DM_n, DQS_T, DQS_C, TDQS_T, TDQS_C. Although the DM, TDQS_T and TDQS_C pins have different functions, the loading matches DQ and DQS
- 3) This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here
- 4) Absolute value CK_T-CK_C
- 5) Absolute value of CIO(DQS_T)-CIO (DQS_c)
- 6) CI applies to ODT, CS_n, CKE, A0-A17, BA0-BA1, BG0-BG1, RAS_n/A16, CAS_n/A15, WE_n/A14, ACT_n and PAR. 7) CDI CTRL applies to ODT, CS_n and CKE
- 8) $CDI_CTRL = CI(CTRL)-0.5*(CI(CLK_T)+CI(CLK_C))$
- 9) CDI_ADD_ CMD applies to, A0-A17, BA0-BA1, BG0-BG1,RAS_n/A16, CAS_n/A15, WE_n/A14, ACT_n and PAR. 10) CDI_ADD_CMD = CI(ADD_CMD)-0.5*(CI(CLK_T)+CI(CLK_C))
- 11) $CDIO = CIO(DQ,DM)-0.5*(CIO(DQS_T)+CIO(DQS_c))$
- 12) Maximum external load capacitance on ZQ pin: 5 pF.
- 13) TEN pin may be DRAM internally pulled low through a weak pull-down resistor to VSS. In this case CTEN might not be valid and system shall verify TEN signal with Vendor specific information.



18. ELECTRICAL CHARACTERISTICS & AC TIMING 18.1 Reference Load for AC Timing and Output Slew Rate

Figure 23 represents the effective reference load of 50 ohms used in defining the relevant AC timing parameters of the device as well as output slew rate measurements.

Ron nominal of DQ, DQS t and DQS c drivers uses 34 ohms to specify the relevant AC timing parameter values of the device.

The maximum DC High level of Output signal = 1.0 * VDDQ,

The minimum DC Low level of Output signal = {34 /(34 + 50)} *VDDQ = 0.4* VDDQ

The nominal reference level of an Output signal can be approximated by the following:

The center of maximum DC High and minimum DC Low = {(1 + 0.4) / 2} * VDDQ = 0.7 * VDDQ

The actual reference level of Output signal might vary with driver Ron and reference load tolerances. Thus, the actual reference level or midpoint of an output signal is at the widest part of the output signal's eye. Prior to measuring AC parameters, the reference level of the verification tool should be set to an appropriate level.

It is not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.




Figure 23. Reference Load for AC Timing and Output Slew Rate

18.2 tREFI

Average periodic Refresh interval (tREFI) of DDR4 SDRAM is defined as shown in the table.

[Table 58] tREFI by device density

Parameter		Symbol		Symbol		4Gb	8Gb	Units	NOTE
All Bank Refresh to active/refresh cmd time		tRFC	160	260	350	ns			
		$0 ^{\circ}\text{C} \le \text{T}_{\text{CASE}} \le 85 ^{\circ}\text{C}$	7.8	7.8	7.8	μS			
Average periodic refresh interval	tREFI	$-40 ^{\circ}\text{C} \le \text{T}_{\text{CASE}} \le 85 ^{\circ}\text{C}$	7.8	7.8	7.8	μS	2		
		$85 ^{\circ}\text{C} < \text{T}_{\text{CASE}} \le 95 ^{\circ}\text{C}$	3.9	3.9	3.9	μS	1		

NOTE:

- 1) Users should refer to the DRAM supplier data sheet and/or the DIMM SPD to determine if DDR4 SDRAM devices support the following options or requirements referred to in this material.
- 2) Supported only for Industrial Temperature.



18.3 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the DDR4 SDRAM device.

18.3.1 Definition for tCK(abs)

tCK(abs) is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge. tCK(abs) is not subject t o production test.

18.3.2 Definition for tCK(avg)

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left(\sum_{j=1}^{N} tCK(abs)j\right)/N \qquad N = 200$$

18.3.3 Definition for tCH(avg) and tCL(avg)

tCH(avg) is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tCH(avg) = \left(\sum_{j=1}^{N} tCHj\right) / \{N \times tCK(avg)\} \quad N = 200$$

tCL(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left(\sum_{j=1}^{N} tCLj\right) / \{N \times tCK(avg)\} \quad N = 200$$

18.3.4 Definition for tERR(nper)

tERR is defined as the cumulative error across n consecutive cycles of n x tCK(avg). tERR is not subject to production test.



19. TIMING PARAMETERS BY SPEED GRADE

[Table 59] Timing Parameters by Speed Bin for DDR4-1600 to DDR4-2933

Speed		DDR4	-1600	DDR4	-1866	DDR4	I-2133	DDR4	-2400	DDR4	-2666	DDR4	1-2933	Unito	NOTE
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	- Units	NOTE
Clock Timing												-			
Minimum Clock Cycle Time (DLL off mode)	tCK (DLL_OFF)	8	20	8	20	8	20	8	20	8	20	8	20	ns	
Average Clock Period	tCK(avg)	1.25	<1.5	1.071	<1.25	0.937	<1.071	0.833	<0.937	0.750	<0.833	0.682	<0.750	ns	35,36
Average high pulse width	tCH(avg)	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	tCK(avg)	
Average low pulse width	tCL(avg)	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	0.48	0.52	tCK(avg)	
Absolute Clock Period	tCK(abs)					MIN : MAX : t	tCK(avg)mii tCK(avg)ma	n + tJIT(per)n ıx + tJIT(per)r	nin_tot nax_tot					tCK(avg)	
Absolute clock HIGH pulse width	tCH(abs)	0.45	1	0.45	ı	0.45	-	0.45	-	0.45	-	0.45	-	tCK(avg)	23
Absolute clock LOW pulse width	tCL(abs)	0.45	-	0.45	-	0.45	-	0.45	-	0.45	-	0.45	-	tCK(avg)	24
Clock Period Jitter- total	JIT(per)_tot	-63	63	-54	54	-47	47	-42	42	-38	38	-34	34	ps	23
Clock Period Jitter- deterministic	JIT(per)_dj	-31	31	-27	27	-23	23	-21	21	-19	19	-17	17	ps	26
Clock Period Jitter during DLL locking period	tJIT(per, lck)	-50	50	-43	43	-38	38	-33	33	-30	30	-27	27	ps	
Cycle to Cycle Period Jitter	tJIT(cc)	-	125	-	107	-	94	-	83	-	75	-	68	ps	
Cycle to Cycle Period Jitter during DLL locking period	tJIT(cc, lck)	-	100	-	86	-	75	-	67	-	60	-	55	ps	
Cumulative error across 2 cycles	tERR(2per)	-92	92	-79	79	-69	69	-61	61	-55	55	-50	50	ps	
Cumulative error across 3 cycles	tERR(3per)	-109	109	-94	94	-82	82	-73	73	-66	66	-60	60	ps	
Cumulative error across 4 cycles	tERR(4per)	-121	121	-104	104	-91	91	-81	81	-73	73	-66	66	ps	
Cumulative error across 5 cycles	tERR(5per)	-131	131	-112	112	-98	98	-87	87	-78	78	-71	71	ps	
Cumulative error across 6 cycles	tERR(6per)	-139	139	-119	119	-104	104	-92	92	-83	83	-75	75	ps	
Cumulative error across 7 cycles	tERR(7per)	-145	145	-124	124	-109	109	-97	97	-87	87	-79	79	ps	
Cumulative error across 8 cycles	tERR(8per)	-151	151	-129	129	-113	113	-101	101	-91	91	-83	83	ps	
Cumulative error across 9 cycles	tERR(9per)	-156	156	-134	134	-117	117	-104	104	-94	94	-85	85	ps	
Cumulative error across 10 cycles	tERR(10per)	-160	160	-137	137	-120	120	-107	107	-96	96	-88	88	ps	
Cumulative error across 11 cycles	tERR(11per)	-164	164	-141	141	-123	123	-110	110	-99	99	-90	90	ps	
Cumulative error across 12 cycles	tERR(12per)	-168	168	-144	144	-126	126	-112	112	-101	101	-92	92	ps	
Cumulative error across 13 cycles	tERR(13per)	-172	172	-147	147	-129	129	-114	114	-103	103	-93	93	ps	
Cumulative error across 14 cycles	tERR(14per)	-175	175	-150	150	-131	131	-116	116	-104	104	-95	95	ps	
Cumulative error across 15 cycles	tERR(15per)	-178	178	-152	152	-133	133	-118	118	-106	106	-97	97	ps	
Cumulative error across 16 cycles	tERR(16per)	-180	189	-155	155	-135	135	-120	120	-108	108	-98	98	ps	
Cumulative error across 17 cycles	tERR(17per)	-183	183	-157	157	-137	137	-122	122	-110	110	-100	100	ps	
Cumulative error across 18 cycles	tERR(18per)	-185	185	-159	159	-139	139	-124	124	-112	112	-101	101	ps	
Cumulative error across n = 13, 14		-103	100	-138				0.68ln(n)) * t			112	-101	101	рз	
. 49, 50 cycles	tERR(nper)							0.68ln(n)) * ^t				1	Г	ps	
Command and Address setup time to CK_t, CK_c referenced to Vih(ac) / Vil(ac) levels	tIS(base)	115	-	100	-	80	-	62	-	55	-	48	-	ps	
Command and Address setup time to CK_t, CK_c referenced to Vref levels	tIS(Vref)	215	1	200	1	180	-	162	-	145	-	138	-	ps	
Command and Address hold time to CK_t, CK_c referenced to Vih(dc) / Vil(dc) levels	tlH(base)	140	1	125	1	105	-	87	ı	80	1	73	-	ps	
Command and Address hold time to CK_t, CK_c referenced to Vref levels	tIH(Vref)	215	-	200	-	180	-	162	-	145	-	138	-	ps	
Control and Address Input pulse width for each input	tIPW	600	-	525	-	460	-	410	-	385	-	365	-	ps	
Command and Address Timing															
CAS_n to CAS_n command delay for same bank group	tCCD_L	max(5 nCK, 6.250 ns)	-	max(5 nCK, 5.355 ns)	-	max(5 nCK, 5.355 ns)	-	max(5 nCK, 5 ns)	-	max(5 nCK, 5 ns)	-	max(5 nCK, 5 ns)	-	nCK	34
CAS_n to CAS_n command delay for different bank group	tCCD_S	4	-	4	-	4	-	4	-	4	-	4	-	nCK	34
ACTIVATE to ACTIVATE Command delay to different bank group for 2KB page size	tRRD_S(2K)	Max(4nCK, 6ns)	-	Max(4nCK, 5.3ns)	-	Max(4nCK, 5.3ns)	-	Max(4nCK, 5.3ns)	-	Max(4nCK, 5.3ns)	-	Max(4nCK, 5.3ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to different bank group for 2KB page size	tRRD_S(1K)	Max(4nCK, 5ns)		Max(4nCK, 4.2ns)		Max(4nCK, 3.7ns)		Max(4nCK, 3.3ns)	-	Max(4nCK, 3ns)	-	Max(4nCK, 2.7ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to different bank group for 1/2KB page size	tRRD_S(1/ 2K)	Max(4nCK, 5ns)		Max(4nCK, 4.2ns)		Max(4nCK, 3.7ns)		Max(4nCK, 3.3ns)	-	Max(4nCK, 3ns)	-	Max(4nCK, 2.7ns)	-	nCK	34

DDR4 SDRAM

[Table 59] Timing Parameters by Speed Bin for DDR4-1600 to DDR4-2933

Speed		DDR4	-1600	DDR4	-1866	DDR4	-2133	DDR4	l-2400	DDR4	-2666	DDR4	-2933	Units	NOTE
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	Omis	NOIL
ACTIVATE to ACTIVATE Command delay to same bank group for 2KB page size	tRRD_L(2K)	Max(4nCK, 7.5ns)		Max(4nCK, 6.4ns)		Max(4nCK, 6.4ns)		Max(4nCK, 6.4ns)	-	Max(4nCK, 6.4ns)	-	Max(4nCK, 6.4ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to same bank group for 1KB page size	tRRD_L(1K)	Max(4nCK, 6ns)		Max(4nCK, 5.3ns)		Max(4nCK, 5.3ns)		Max(4nCK, 4.9ns)	-	Max(4nCK, 4.9ns)	-	Max(4nCK, 4.9ns)	-	nCK	34
ACTIVATE to ACTIVATE Command delay to same bank group for 1/2KB page size	tRRD_L(1/ 2K)	Max(4nCK, 6ns)		Max(4nCK, 5.3ns)		Max(4nCK, 5.3ns)		Max(4nCK, 4.9ns)	-	Max(4nCK, 4.9ns)	-	Max(4nCK, 4.9ns)	-	nCK	34
Four activate window for 2KB page size	tFAW_2K	Max(28nC K,35ns)		Max(28nC K,30ns)		Max(28nC K,30ns)		Max(28nC K,30ns)	-	Max(28nC K,30ns)	-	Max(28nC K,30ns)	-	ns	34
Four activate window for 1KB page size	tFAW_1K	Max(20nC K,25ns)		Max(20nC K,23ns)		Max(20nC K,21ns)		Max(20nC K,21ns)	-	Max(20nC K,21ns)	-	Max(20nC K,21ns)	-	ns	34
Four activate window for 1/2KB page size	tFAW_1/2K	Max(16nC K,20ns)		Max(16nC K,17ns)		Max(16nC K,15ns)		Max(16nC K,13ns)	-	Max(16nC K,12ns)	-	Max (16nCK, 10.875ns)	-	ns	34
Delay from start of internal write transaction to internal read command for different bank group	tWTR_S	max(2nCK, 2.5ns)	-	max(2nCK, 2.5ns)	-	max(2nCK, 2.5ns)	-	Max (2nCK, 2.5ns)	-	Max (2nCK, 2.5ns)	-	Max (2nCK, 2.5ns)	-	ns	1,2,e,3 4
Delay from start of internal write transaction to internal read command for same bank group	tWTR_L	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-	max (4nCK,7.5n s)	-	max (4nCK,7.5n s)	-	max (4nCK,7.5n s)	-		1,34
Internal READ Command to PRE- CHARGE Command delay	tRTP	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-	max(4nCK, 7.5ns)	-	max (4nCK,7.5n s)	-	max (4nCK,7.5n s)	-	max (4nCK,7.5n s)	-		
WRITE recovery time	tWR	15	-	15	-	15		15	-	15	-	15	-	ns	1
Write recovery time when CRC and DM are enabled	tWR_CRC _DM	tWR+max (4nCK,3.75 ns)	-	tWR+max (5nCK,3.75 ns)	-	tWR+max (5nCK,3.75 ns)	-	tWR+max (5nCK,3.75 ns)	-	tWR+max (5nCK,3.75 ns)	-	tWR+max (5nCK,3.75 ns)	-	ns	1, 28
Delay from start of internal write transaction to internal read command for different bank group with both CRC and DM enabled	tWTR_S_C RC_DM	tWTR_S+ max (4nCK,3.75 ns)	-	tWTR_S+ max (5nCK,3.75 ns)	-	tWTR_S+ max (5nCK,3.75 ns)	-	tWTR_S+ max (5nCK,3.75 ns)	-	tWTR_S+ max (5nCK,3.75 ns)	-	tWTR_S+ max (5nCK,3.75 ns)	-	ns	2, 29, 34
Delay from start of internal write transaction to internal read command for same bank group with both CRC and DM enabled	tWTR_L_C RC_DM	tWTR_L+m ax (4nCK,3.75 ns)	-	tWTR_L+m ax (5nCK,3.75 ns)	-	tWTR_L+m ax (5nCK,3.75 ns)	-	tWTR_L+m ax (5nCK,3.75 ns)	-	tWTR_L+m ax (5nCK,3.75 ns)	-	tWTR_L+m ax (5nCK,3.75 ns)	-	ns	3,30, 34
DLL locking time	tDLLK	597	-	597	-	768	-	768	-	1024	-	1024	-	nCK	
Mode Register Set command cycle time	tMRD	8	-	8	-	8	-	8	-	8	-	8	-	nCK	
Mode Register Set command update delay	tMOD	max(24nC K,15ns)	-	max(24nC K,15ns)	-	max(24nC K,15ns)	-	max(24nC K,15ns)	-	max(24nC K,15ns)	-	max(24nC K,15ns)	-	nCK	50
Multi-Purpose Register Recovery Time	tMPRR	1	-	1	-	1	-	1	-	1	-	1	-	nCK	33
Multi Purpose Register Write Recovery Time	tWR_MPR	tMOD (min) + AL + PL	-	tMOD (min) + AL + PL	-	tMOD (min) + AL + PL	-	tMOD (min) + AL + PL	-	tMOD (min) + AL + PL	-	tMOD (min) + AL + PL	-		
Auto precharge write recovery + pre- charge time	tDAL(min)					Programm	ed WR + ro	undup (tRP /	tCK(avg))					nCK	
DQ0 or DQL0 driven to 0 set-up time to first DQS rising edge	tPDA_S	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	UI	45,47
DQ0 or DQL0 driven to 0 hold time from last DQS falling edge	tPDA_H	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	0.5	-	UI	46,47
CS_n to Command Address Latence	у														
CS_n to Command Address Latency	tCAL	max(3 nCK, 3.748 ns)	-	max(3 nCK, 3.748 ns)	-	max(3 nCK, 3.748 ns)	-	max(3 nCK, 3.748 ns)	-	max(3 nCK, 3.748 ns)	-	max(3 nCK, 3.748 ns)	-	nCK	
Mode Register Set command cycle time in CAL mode	tMRD_tCAL	tMOD+ tCAL	-	tMOD+ tCAL	-	tMOD+ tCAL	-	tMOD+ tCAL	-	tMOD+ tCAL	-	tMOD+ tCAL	-	nCK	
Mode Register Set update delay in CAL mode	tMOD_tCAL	tMOD+ tCAL	-	tMOD+ tCAL	-	tMOD+ tCAL	-	tMOD+ tCAL	-	tMOD+ tCAL	-	tMOD+ tCAL	-	nCK	
DRAM Data Timing															
DQS_t, DQS_c to DQ skew, per group, per access	tDQSQ	-	0.16	-	0.16	-	0.16	-	0.17	-	0.18	-	0.19	tCK(avg)/ 2	13,18,3 9,49
DQ output hold time per group, per access from DQS_t, DQS_c	tQH	0.76	-	0.76	-	0.76	-	0.74	-	0.74	-	0.72	-	tCK(avg)/ 2	13,17,1 8,39,49
Data Valid Window per device, per UI: (tQH - tDQSQ) of each UI on a given DRAM	tDVWd	0.63	-	0.63	-	0.64	-	0.64	-	0.64	-	0.64	-	UI	17,18,3 9,49
Data Valid Window, per pin, per UI: (tQH - tDQSQ) each UI on a pin of a given DRAM	tDVWp	0.66	-	0.66	-	0.69	-	0.72	-	0.72	-	0.72	-	UI	17,18,3 9,49
DQ low impedance time from CK_t, CK_c	tLZ(DQ)	-450	225	-390	195	-360	180	-330	175	-310	170	-280	165	ps	39

DDR4 SDRAM

[Table 59] Timing Parameters by Speed Bin for DDR4-1600 to DDR4-2933

Speed			-1600		I-1866		-2133	DDR4	1-2400		-2666		-2933	Units	NOTE
Parameter	Symbol	MIN	MAX	MIN	MAX										
DQ high impedance time from CK_t, CK_c	tHZ(DQ)	-	225	-	195	-	180	-	175	-	170	-	165	ps	39
Data Strobe Timing		I		ı	I	ı			ı	I		•			
DQS_t, DQS_c differential READ Pre-amble (1 clock preamble)	tRPRE	0.9	NOTE44	0.9	NOTE44	0.9	NOTE44	0.9	NOTE 44	0.9	NOTE 44	0.9	NOTE 44	tCK	40
DQS_t, DQS_c differential READ Preamble (2 clock preamble)	tRPRE2	NA	NA	NA	NA	NA	NA	1.8	NOTE 44	1.8	NOTE 44	1.8	NOTE 44	tCK	41
DQS_t, DQS_c differential READ Postamble	tRPST	0.33	NOTE 45	0.33	NOTE 45	tCK									
DQS_t, DQS_c differential output high time	tQSH	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	tCK	21
DQS_t, DQS_c differential output low time	tQSL	0.4	-	0.4	-	0.4	-	0.4	-	0.4	-	0.4	1	tCK	20
DQS_t, DQS_c differential WRITE Preamble (1 clock preamble)	tWPRE	0.9	-	0.9	-	0.9	-	0.9	-	0.9	-	0.9	-	tCK	42
DQS_t, DQS_c differential WRITE Preamble (2 clock preamble)	tWPRE2	NA		NA		NA		1.8	-	1.8	-	1.8	-	tCK	43
DQS_t, DQS_c differential WRITE Postamble	tWPST	0.33	-	0.33	-	0.33	-	0.33	-	0.33	-	0.33	-	tCK	
DQS_t and DQS_c low-impedance time (Referenced from RL-1)	tLZ(DQS)	-450	225	-390	195	-360	180	-330	175	-310	170	-280	165	ps	
DQS_t and DQS_c high-impedance time (Referenced from RL+BL/2)	tHZ(DQS)	-	225	-	195	-	180	-	175	-	170	-	165	ps	
DQS_t, DQS_c differential input low pulse width	tDQSL	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	tCK	
DQS_t, DQS_c differential input high pulse width	tDQSH	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	0.46	0.54	tCK	
DQS_t, DQS_c rising edge to CK_t, CK_c rising edge (1 clock preamble)	tDQSS	-0.27	0.27	-0.27	0.27	-0.27	0.27	-0.27	0.27	-0.27	0.27	-0.27	0.27	tCK	42
DQS_t, DQS_c rising edge to CK_t, CK_c rising edge (2 clock preamble)	tDQSS2	N/A	N/A	N/A	N/A	tCK	43								
DQS_t, DQS_c falling edge setup time to CK_t, CK_c rising edge	tDSS	0.18	-	0.18	-	0.18	-	0.18	-	0.18	-	0.18	-	tCK	
DQS_t, DQS_c falling edge hold time from CK_t, CK_c rising edge	tDSH	0.18	-	0.18	-	0.18	-	0.18	-	0.18	-	0.18	-	tCK	
DQS_t, DQS_c rising edge output timing location from rising CK_t, CK_c with DLL On mode	tDQSCK (DLL On)	-225	225	-195	195	-180	180	-175	175	-170	170	-165	165	ps	37,38,3 9
DQS_t, DQS_c rising edge output variance window per DRAM	tDQSCKI (DLL On)	-	370	-	330	-	310	-	290	-	270	-	265	ps	37,38,3 9
MPSM Timing				l	L	l			l	L		1			
Command path disable delay upon MPSM entry	tMPED	tMOD(min) + tCP- DED(min)	-	t _{MOD(min)} + t _{CPDED(min)}	-										
Valid clock requirement after MPSM entry	tCKMPE	tMOD(min) +tCP- DED(min)	-	tMOD(min) + tCP- DED(min)	-	t _{MOD(min)} +t _{CP-} DED(min)	-								
Valid clock requirement before MPSM exit	tCKMPX	tCKSRX(m	-	tCKSRX(m	-	tCKSRX(m	-	tCKSRX(m in)	-	tCKSRX(m in)	-	t _{CKSRX(min)}	-		
Exit MPSM to commands not requiring a locked DLL	tXMP	tXS(min)	-	t _{XS(min)}	-										
Exit MPSM to commands requiring a locked DLL	tXMPDLL	tXMP(min) + tXS- DLL(min)	-	tXMP(min) + tXS- DLL(min)	-	tXMP(min) +tXS- DLL(min)	-	tXMP(min) + tXS- DLL(min)	-	tXMP(min) + tXS- DLL(min)	-	t _{XMP(min)} + t _{XSDLL(min)}	-		
CS setup time to CKE	tMPX_S	tIS(min) + tIH(min)	-	t _{IS(min)} + t _{IH(min)}	-										
CS_n High hold time to CKE rising edge	tMPX_HH	tXP(min)	-	t _{XP(min)}	-										
CS_n Low hold time to CKE rising edge	tMPX_LH	12	tXMP- 10ns	12	t _{XMP} - 10ns	ns	51								
Calibration Timing															
Power-up and RESET calibration time	tZQinit	1024	-	1024	-	1024	-	1024	-	1024	-	1024	-	nCK	
Normal operation Full calibration time	tZQoper	512	-	512	-	512	-	512	-	512	-	512	-	nCK	
Normal operation Short calibration time	tZQCS	128	-	128	-	128	-	128	-	128	-	128	-	nCK	
Reset/Self Refresh Timing					<u> </u>					<u> </u>		<u> </u>			
Exit Reset from CKE HIGH to a valid command	tXPR	max (5nCK,tRF C(min)+ 10ns)	-	max (5nCK,tRF C(min)+ 10ns)	-	max (5nCK,tRF C(min)+ 10ns)	-	max (5nCK,tRF C(min)+10 ns)	-	max (5nCK,tRF C(min)+10 ns)	-	max (5nCK,tRF C(min)+10 ns)	-	nCK	

DDR4 SDRAM

[Table 59] Timing Parameters by Speed Bin for DDR4-1600 to DDR4-2933

Speed		DDR4	-1600	DDR4	1-1866	DDR4	-2133	DDR4	l-2400	DDR4	-2666	DDR4	-2933	Line	lic-
Parameter	Symbol	MIN	MAX	Units	NOT										
Exit Self Refresh to commands not requiring a locked DLL	tXS	tRFC(min) +10ns	-	nCK											
SRX to commands not requiring a locked DLL in Self Refresh ABORT	tX- S_ABORT(mi n)	tRFC4(min)+10ns	-	nCK											
Exit Self Refresh to ZQCL,ZQCS and MRS (CL,CWL,WR,RTP and Gear Down)	tXS_FAST (min)	tRFC4(min)+10ns	-	nCK											
Exit Self Refresh to commands requiring a locked DLL	tXSDLL	tDLLK(min)	-	nCK											
Minimum CKE low width for Self re- fresh entry to exit timing	tCKESR	tCKE(min) +1nCK	-	nCK											
Minimum CKE low width for Self re- fresh entry to exit timing with CA Par- ity enabled	tCKESR_ PAR	tCKE(min) + 1nCK+PL	-	nCK											
Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down Entry (PDE)	tCKSRE	max(5nCK, 10ns)	-	max(5nCK, 10ns)	-	max(5nCK, 10ns)	-	max (5nCK,10n s)	-	max (5nCK,10n s)	-	max (5nCK,10n s)	-	nCK	
Valid Clock Requirement after Self Refresh Entry (SRE) or Power-Down when CA Parity is enabled	tCKS- RE_PAR	max (5nCK,10n s)+PL	-	nCK											
Valid Clock Requirement before Self Refresh Exit (SRX) or Power-Down Exit (PDX) or Reset Exit	tCKSRX	max(5nCK, 10ns)	-	max(5nCK, 10ns)	-	max(5nCK, 10ns)	-	max (5nCK,10n s)	-	max (5nCK,10n s)	-	max (5nCK,10n s)	-	nCK	
Power Down Timing															
Exit Power Down with DLL on to any valid command; Exit Precharge Pow- er Down with DLL frozen to com- mands not requiring a locked DLL	tXP	max (4nCK,6ns)	-	nCK											
CKE minimum pulse width	tCKE	max (3nCK, 5ns)	-	nCK	31,3										
Command pass disable delay	tCPDED	4	-	4	-	4	-	4	-	4	-	4	-	nCK	
Power Down Entry to Exit Timing	tPD	tCKE(min)	9*tREFI	nCK	6										
Timing of ACT command to Power Down entry	tACTPDEN	1	1	1	-	2	-	2	-	2	-	2	1	nCK	7
Timing of PRE or PREA command to Power Down entry	tPRPDEN	1	1	1	-	2	-	2	-	2	-	2	ı	nCK	7
Timing of RD/RDA command to Pow- er Down entry	tRDPDEN	RL+4+1	-	nCK											
Timing of WR command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRPDEN	WL+4+(tW R/ tCK(avg))	-	nCK	4										
Timing of WRA command to Power Down entry (BL8OTF, BL8MRS, BC4OTF)	tWRAPDEN	WL+4+WR +1	-	nCK	5										
Timing of WR command to Power Down entry (BC4MRS)	tWRP- BC4DEN	WL+2+(tW R/ tCK(avg))	-	nCK	4										
Timing of WRA command to Power Down entry (BC4MRS)	tWRAP- BC4DEN	WL+2+WR +1	-	nCK	5										
Timing of REF command to Power Down entry	tREFPDEN	1	-	1	-	2	-	2	-	2	-	2	-	nCK	7
Timing of MRS command to Power Down entry	tMRSPDEN	tMOD(min)	-	tMOD(min)	•										
PDA Timing Mode Register Set command cycle time in PDA mode	tMRD_PDA	max(16nC K,10ns)	-	nCK											
Mode Register Set command update delay in PDA mode	tMOD_PDA	tMo	OD		OD	tMo	OD		OD	tMe	OD	tMo	OD		
ODT Timing												<u> </u>		·	
Asynchronous RTT turn-on delay (Power-Down with DLL frozen)	tAONAS	1.0	9.0	1.0	9.0	1.0	9.0	1.0	9.0	1.0	9.0	1.0	9.0	ns	
Asynchronous RTT turn-off delay (Power-Down with DLL frozen)	tAOFAS	1.0	9.0	1.0	9.0	1.0	9.0	1.0	9.0	1.0	9.0	1.0	9.0	ns	
RTT dynamic change skew	tADC	0.3	0.7	0.3	0.7	0.3	0.7	0.3	0.7	0.28	0.72	0.26	0.74	tCK(avg)	
Write Leveling Timing															
First DQS_t/DQS_c rising edge after write leveling mode is programmed	tWLMRD	40	-	40	-	40	-	40	-	40	-	40	-	nCK	12
DQS_t/DQS_c delay after write leveling mode is programmed	tWLDQSEN	25	-	25	-	25	-	25	-	25	-	25	1	nCK	12
Write leveling setup time from rising CK_t, CK_c crossing to rising DQS_t/DQS_c crossing	tWLS	0.13	-	0.13	-	0.13	-	0.13	-	0.13	-	0.13	-	tCK(avg)	

[Table 59] Timing Parameters by Speed Bin for DDR4-1600 to DDR4-2933

Speed		DDR4	4-1600	DDR4	1-1866	DDR4	1-2133	DDR4	1-2400	DDR4	1-2666	DDR	1-2933	Unito	NOTE
Parameter	Symbol	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	Units	NOTE
Write leveling hold time from rising DQS_t/DQS_c crossing to rising CK_t, CK_c crossing	tWLH	0.13	-	0.13	-	0.13	-	0.13	-	0.13	-	0.13	-	tCK(avg)	
Write leveling output delay	tWLO	0	9.5	0	9.5	0	9.5	0	9.5	0	9.5	0	9.5	ns	
Write leveling output error	tWLOE	0	2	0	2	0	2	0	2	0	2	0	2	ns	
CA Parity Timing															
Commands not guaranteed to be ex- ecuted during this time	tPAR_UN- KNOWN	-	PL	-	PL	-	PL	-	PL		PL	-	PL		
Delay from errant command to ALERT_n assertion	tPAR_ALERT _ON	1	PL+6ns	-	PL+6ns	1	PL+6ns	-	PL+6ns	-	PL+6ns	-	PL+6ns		
Pulse width of ALERT_n signal when asserted	tPAR_ALERT _PW	48	96	56	112	64	128	72	144	80	160	88	176	nCK	
Time from when Alert is asserted till controller must start providing DES commands in Persistent CA parity mode	tPAR_ALERT _RSP	-	43	-	50	-	57	-	64	-	71	-	78	nCK	
Parity Latency	PL		4		4		4		5		5		6	nCK	
CRC Error Reporting															
CRC error to ALERT_n latency	tCRC_ALERT	3	13	3	13	3	13	3	13	3	13	3	13	ns	
CRC ALERT_n pulse width	CRC_ALERT _PW	6	10	6	10	6	10	6	10	6	10	6	10	nCK	
Geardown timing															
Exit RESET from CKE HIGH to a val- id MRS geardown (T2/Reset)	tXPR_GEAR	-	-	-	-	-	-	-	-	tXPR	-	tXPR	-		
CKE High Assert to Gear Down Enable time(T2/CKE)	tXS_GEAR	-	-	-	-	-	-	-	-	tXS	-	tXS	-		
MRS command to Sync pulse time(T3)	tSYNC_GEA R	-	-	-	-	-	-	-	-	tMOD + 4tCK	-	tMOD + 4tCK	-		27
Sync pulse to First valid command(T4)	tCMD_GEAR	-	-	-	-	-	-	-	-	tMOD	-	tMOD	-		27
Geardown setup time	tGEAR_setup	-	-	-	-	-	-	-	-	2	-	2	-	nCK	
Geardown hold time	tGEAR_hold	-	-	-	-	-	-	-	-	2	-	2	-	nCK	
tREFI															
	2Gb	160	-	160	-	160	-	160	-	160	-	160	-	ns	34
tRFC1 (min)	4Gb	260	-	260	-	260	-	260	-	260	-	260	-	ns	34
	8Gb	350	-	350	-	350	-	350	-	350	-	350	-	ns	34
	2Gb	110	-	110	-	110	-	110	-	110	-	110	-	ns	34
tRFC2 (min)	4Gb	160	-	160	-	160	-	160	-	160	-	160	-	ns	34
	8Gb	260	-	260	-	260	-	260	-	260	-	260	-	ns	34
	2Gb	90	-	90	-	90	-	90	-	90	-	90	-	ns	34
tRFC4 (min)	4Gb	110	-	110	-	110	-	110	-	110	-	110	-	ns	34
	8Gb	160	-	160	-	160	-	160	-	160	-	160	-	ns	34



NOTE:

- 1) Start of internal write transaction is defined as follows:
- For BL8 (Fixed by MRS and on-the-fly): Rising clock edge 4 clock cycles after WL.

 For BC4 (on-the-fly): Rising clock edge 4 clock cycles after WL.

 For BC4 (fixed by MRS): Rising clock edge 2 clock cycles after WL.

 2) A separate timing parameter will cover the delay from write to read when CRC and DM are simultaneously enabled 3) Commands requiring a locked DLL are: READ (and RAP) and synchronous ODT commands.
- 4) tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR/tCK following rounding algorithm defined in "19.1 Rounding Algorithms".
- 5) WR in clock cycles as programmed in MR0. 6) tREFI depends on TOPER.
- 7) CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operations.

 8) For these parameters, the DDR4 SDRAM device supports tnPARAM[nCK]=RU{tPARAM[ns]/tCK(avg)[ns]}, which is in clock cycles assuming all input clock jitter specifica-
- tions are satisfied.
- 9) When CRC and DM are both enabled, tWR_CRC_DM is used in place of tWR.
- 10) When CRC and DM are both enabled tWTR_S_CRC_DM is used in place of tWTR_S.

 11) When CRC and DM are both enabled tWTR_L_CRC_DM is used in place of tWTR_L.

- 12) The max values are system dependent.

 13) DQ to DQS total timing per group where the total includes the sum of deterministic and random timing terms for a specified BER.
- 14) The deterministic component of the total timing.
- 15) DQ to DQ static offset relative to strobe per group.
- 16) This parameter will be characterized and guaranteed by design.
- 17) When the device is operated with the input clock jitter, this parameter needs to be derated by the actual tjit(per)_total of the input clock. (output deratings are relative to the SDRAM input clock).
 18) DRAM DBI mode is off.
- 19) DRAM DBI mode is enabled. Applicable to x8 and x16 DRAM only.
- 20) tQSL describes the instantaneous differential output low pulse width on DQS_t DQS_c, as measured from on falling edge to the next consecutive rising edge 21) tQSH describes the instantaneous differential output high pulse width on DQS_t DQS_c, as measured from on falling edge to the next consecutive rising edge
- 22) There is no maximum cycle time limit besides the need to satisfy the refresh interval tREFI
- 23) tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge 24) tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge 25) Total jitter includes the sum of deterministic and random jitter terms for a specified BER.

 26) The deterministic jitter component out of the total jitter. This parameter is characterized and guaranteed by design.

- 27) This parameter has to be even number of clocks

- 27) Inis parameter has to be even number of clocks
 28) When CRC and DM are both enabled, tWR_CRC_DM is used in place of tWR.
 29) When CRC and DM are both enabled tWTR_S_CRC_DM is used in place of tWTR_S.
 30) When CRC and DM are both enabled tWTR_L_CRC_DM is used in place of tWTR_L.
 31) After CKE is registered LOW, CKE signal level shall be maintained below VILDC for tCKE specification (Low pulse width).
 32) After CKE is registered HIGH, CKE signal level shall be maintained above VIHDC for tCKE specification (HIGH pulse width).
 33) Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
- 34) Parameters apply from tCK(avg)min to tCK(avg)max at all standard JEDEC clock period values as stated in the Speed Bin Tables.
- 35) This parameter must keep consistency with Speed-Bin Tables shown in section 10
- 36) DDR4-1600 AC timing apply if DRAM operates at lower than 1600 MT/s data rate. UI=tCK(avg).min/2.
- 37) applied when DRAM is in DLL ON mode.
 38) Assume no jitter on input clock signals to the DRAM.
 39) Value is only valid for RONNOM = 34 ohms.
 40) 1tCK toggle mode with setting MR4:A11 to 0.

- 41) 2tCK toggle mode with setting MR4:A11 to 1, which is valid for DDR4-2400/2666 and 2933 speed grade.
- 42) 1tCK mode with setting MR4:A12 to 0.
- 43) 2tCK mode with setting MR4:A12 to 0.

 43) 2tCK mode with setting MR4:A12 to 0. twhich is valid for DDR4-2400/2666 and 2933 speed grade.

 44) The maximum read preamble is bounded by tLZ(DQS)min on the left side and tDQSCK(max) on the right side. See Figure "Clock to Data Strobe Relationship" in Operation datasheet. Boundary of DQS Low-Z occur one cycle earlier in 2tCK toggle mode which is illustrated in "Read Preamble" section.

 45) DQ falling signal middle-point of transferring from High to Low to first rising edge of DQS diff-signal cross-point

 46) last falling edge of DQS diff-signal cross-point to DQ rising signal middle-point of transferring from Low to High

- 47) VrefDQ value must be set to either its midpoint or Vcent_DQ(midpoint) in order to capture DQ0 or DQL0 low level for entering PDA mode.

 48) The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZ(DQS)max on the right side. See Figure "Clock to Data Strobe Relationship" in Operation datasheet.
- 49) Reference level of DQ output signal is specified with a midpoint as a widest part of Output signal eye which should be approximately 0.7 * VDDQ as a center level of the static single-ended output peak-to-peak swing with a driver impedance of 34 ohms and an effective test load of 50 ohms to VTT = VDDQ.

 50) For MR7 commands, the minimum delay to a subsequent non-MRS command is 5nCK.
- 51) tMPX_LH(max) is defined with respect to actual tXMP in system as opposed to tXMP(min)



19.1 Rounding Algorithms

Software algorithms for calculation of timing parameters are subject to rounding errors from many sources. For example, a system may use a memory clock with a nominal frequency of 933.33... MHz, or a clock period of 1.0714... ns. Similarly, a system with a memory clock frequency of 1066.66... MHz yields mathematically a clock period of 0.9375... ns. In most cases, it is impossible to express all digits after the decimal point exactly, and rounding must be done because the DDR4 SDRAM specification establishes a minimum granularity for timing parameters of 1 ps.

Rules for rounding must be defined to allow optimization of device performance without violating device parameters. These algorithms rely on results that are within correction factors on device testing and specification to avoid losing performance due to rounding errors.

These rules are:

- •Clock periods such as tCKAVGmin are defined to 1 ps of accuracy; for example, 0.9375... ns is defined as 937 ps and 1.0714... ns is defined as 1071 ps.
- •Using real math, parameters like tAAmin, tRCDmin, etc. which are programmed in systems in numbers of clocks (nCK) but expressed in units of time (in ns) are divided by the clock period (in ns) yielding a unitless ratio, a correction factor of 2.5% is subtracted, then the result is set to the next higher integer number of clocks:

nCK = ceiling [(parameter_in_ns / application_tCK_in_ns) - 0.025]

•Alternatively, programmers may prefer to use integer math instead of real math by expressing timing in ps, scaling the desired parameter value by 1000, dividing by the application clock period, adding an inverse correction factor of 97.4%, dividing the result by 1000, then truncating down to the next lower integer value:

nCK = truncate [{(parameter_in_ps x 1000) / (application_tCK_in_ps) + 974} / 1000]

•Either algorithm yields identical results

19.2 The DQ input receiver compliance mask for voltage and timing

The DQ input receiver compliance mask for voltage and timing is shown in the figure below. The receiver mask (Rx Mask) defines area the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal with BER of 1e-16; any input signal encroaching within the Rx Mask is subject to being invalid data. The Rx Mask is the receiver property for each DQ input pin and it is not the valid data-eye.




Figure 24. DQ Receiver(Rx) compliance mask





Figure 25. Vcent_DQ Variation to Vcent_DQ(midpoint)

The Vref_DQ voltage is an internal reference voltage level that shall be set to the properly trained setting, which is generally Vcent_DQ(midpoint), in order to have valid Rx Mask values.

Vcent_DQ is defined as the midpoint between the largest Vref_DQ voltage level and the smallest Vref_DQ voltage level across all DQ pins for a given DDR4 DRAM component. Each DQ pin Vref level is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in Figure 25. This clarifies that any DDR4 DRAM component level variation must be accounted for within the DDR4 DRAM Rx mask. The component level Vref will be set by the system to account for Ron and ODT settings.



NOTE: DQx represents an optimally centered mask. DQy represents earliest valid mask. DQz represents latest valid mask. NOTE : DRAMa represents a DRAM without any DQS/DQ skews.
DRAMb represents a DRAM with early skews (negative tDQS2DQ).
DRAMc represents a DRAM with delayed skews (positive tDQS2DQ).

NOTE: Figures show skew allowed between DRAM to DRAM and DQ to DQ for a DRAM. Signals assume data centered aligned at DRAM Latch. TdiPW is not shown; composite data-eyes shown would violate TdiPW.

VCENT DQ(midpoint) is not shown but is assummed to be midpoint of VdiVW..

Figure 26. DQS to DQ and DQ to DQ Timings at DRAM Balls

All of the timing terms in Figure 26 are measured at the VdIVW voltage levels centered around Vcent_DQ and are referenced to the DQS_t/DQS_c center aligned to the DQ per pin.



The rising edge slew rates are defined by srr1 and srr2. The slew rate measurement points for a rising edge are shown in Figure 27 below: A low to high transition tr1 is measured from 0.5*VdiVW(max) below Vcent_DQ(midpoint) to the last transition through 0.5*VdiVW(max) above Vcent_DQ(midpoint) while tr2 is measured from the last transition through 0.5*VdiVW(max) above Vcent_DQ(midpoint) to the first transition through the 0.5*VIHL_AC(min) above Vcent_DQ(midpoint).

Rising edge slew rate equations:

srr1 = VdIVW(max) / tr1 srr2 = (VIHL_AC(min) – VdIVW(max)) / (2*tr2)




Figure 27. Slew Rate Conditions For Rising Transition

The falling edge slew rates are defined by srf1 and srf2. The slew rate measurement points for a falling edge are shown in Figure 28 below: A high to low transition tf1 is measured from 0.5*VdiVW(max) above Vcent_DQ(midpoint) to the last transition through 0.5*VdiVW(max) below Vcent_DQ(midpoint) while tf2 is measured from the last transition through 0.5*VdiVW(max) below Vcent_DQ(midpoint) to the first transition through the 0.5*VIHL_AC(min) below Vcent_DQ(pin mid).

Falling edge slew rate equations:

srf1 = VdIVW(max) / tf1 $srf2 = (VIHL_AC(min) - VdIVW(max)) / (2*tf2)$




Figure 28. Slew Rate Conditions For Falling Transition

[Table 60] DRAM DQs In Receive Mode;

Symbol	Parameter	1600/18	866/2133	240	00	26	66	29	33	Unit	NOTE
Зуппрог	Farameter	min	max	min	max	min	max	min	max	Ullit	NOTE
VdIVW	Rx Mask voltage - pk-pk	-	136	-	130	-	120	-	115	mV	1,2,10
TdIVW	Rx timing window	-	0.2	-	0.2	-	0.22	-	0.23	UI*	1,2,10
VIHL_AC	DQ AC input swing pk-pk	186	-	160	-	150	-	145	-	mV	3,4,10
TdIPW	DQ input pulse width	0.58	-	0.58	-	0.58	-	0.58	-	UI*	5,10
tDQS2DQ	Rx Mask DQS to DQ offset	-0.17	0.17	-0.17	0.17	-0.19	0.19	-0.22	0.22	UI*	6, 10
tDQ2DQ	Rx Mask DQ to DQ offset	-	0.1	-	0.1	-	0.105	-	0.115	UI*	7
srr1, srf1	Input Slew Rate over VdIVW if tCK >0.937ns	1.0	9	1.0	9	1.0	9	1.0	9	V/ns	8,10
5111, 5111	Input Slew Rate over VdIVW if 0.937ns > tCK >= 0.625ns	-	-	1.25	9	1.25	9	1.25	9	V/ns	8,10
srr2	Rising Input Slew Rate over 1/2 VIHL_AC	0.2*srr1	9	0.2*srr1	9	0.2*srr1	9	0.2*srr1	9	V/ns	9,10
srf2	Falling Input Slew Rate over 1/2 VIHL_AC	0.2*srf1	9	0.2*srf1	9	0.2*srr1	9	0.2*srr1	9	V/ns	9,10

* UI=tck(avg)min/2

NOTE:

- 1) Data Rx mask voltage and timing total input valid window where VdIVW is centered around Vcent_DQ(midpoint) after VrefDQ training is completed. The data Rx mask is applied per bit and should include voltage and temperature drift terms. The input buffer design specification is to achieve at least a BER = e-16 when the RxMask is not violated.
- 2) Defined over the DQ internal Vref range 1.
- 3) See Overshoot and Undershoot Specifications.
- 4) DQ input pulse signal swing into the receiver must meet or exceed VIHL AC(min). VIHL_AC(min) is to be achieved on an UI basis when a rising and falling edge occur in the same UI, i.e. a valid TdiPW.
- 5) DQ minimum input pulse width defined at the Vcent_DQ(midpoint).
- 6) DQS to DQ offset is skew between DQS and DQs within a nibble (x4) or word (x8, x16) at the DDR4 SDRAM balls over process, voltage, and temperature.
- 7) DQ to DQ offset is skew between DQs within a nibble (x4) or word (x8, x16) at the DDR4 SDRAM balls for a given component over process, voltage, and temperature.
- 8) Input slew rate over VdIVW Mask centered at Vcent_DQ(midpoint). Slowest DQ slew rate to fastest DQ slew rate per transition edge must be within 1.7 V/ns of each other.
- 9) Input slew rate between VdIVW Mask edge and VIHL_AC(min) points.
- 10) All Rx Mask specifications must be satisfied for each UI. For example, if the minimum input pulse width is violated when satisfying TdiVW(min), VdiVW(max), and minimum slew rate limits, then either TdiVW(min) or minimum slew rates would have to be increased to the point where the minimum input pulse width would no longer be violated.



19.3 Command, Control, and Address Setup, Hold, and Derating

The total tIS (setup time) and tIH (hold time) required is calculated to account for slew rate variation by adding the data sheet tIS (base) values, the VIL(AC)/VIH(AC) points, and tIH (base) values, the VIL(DC)/VIH(DC) points; to the ΔtIS and ΔtIH derating values, respectively. The base values are derived with single-end signals at 1V/ns and differential clock at 2V/ns. Example: tIS (total setup time) = tIS (base) + ΔtIS .

For a valid transition, the input signal has to remain above/below VIH(AC)/VIL(AC) for the time defined by tVAC.

Although the total setup time for slow slew rates might be negative (for example, a valid input signal will not have reached VIH(AC)/ VIL(AC) at the time of the rising clock transition), a valid input signal is still required to complete the transition and to reach VIH(AC)/ VIL(AC). For slew rates that fall between the values listed in derating tables, the derating values may be obtained by linear interpolation.

Setup (tIS) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC)max and the first crossing of VIH(AC)min that does not ring back below VIH(DC)min. Setup (tIS) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC)min and the first crossing of VIL(AC)max that does not ring back above VIL(DC)max. Hold (tIH) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VIL(DC)max and the first crossing of VIH(AC)min that does not ring back below VIH(DC)min. Hold (tIH) nominal slew rate for a falling signal is defined as the slew rate between the last crossing of VIH(DC)min and the first crossing of VIL(AC)minthat does not ring back above VIL(DC)max.

[Table 61] Command, Address, Control Setup and Hold Values

DDR4	1600	1866	2133	2400	2666	2933	Unit	Reference
tIS(base, AC100)	115	100	80	62	-	-	ps	VIH/L(ac)
tlH(base, DC75)	140	125	105	87	-	-	ps	VIH/L(dc)
tIS(base, AC 90)	-	-	-	-	55	48	ps	VIH/L(ac)
tIH(base, DC 65)	-	-	-	-	80	73	ps	VIH/L(dc)
tIS/tIH @ VREF	215	200	180	162	145	138	ps	

NOTE:

- 1) Base ac/dc referenced for 1V/ns slew rate and 2 V/ns clock slew rate.
- 2) Values listed are referenced only; applicable limits are defined elsewhere.

[Table 62] Command, Address, Control Input Voltage Values

DDR4	1600	1866	2133	2400	2666	2933	Unit	Reference
VIH.CA(AC)min	100	100	100	100	90	90	mV	VIH/L(ac)
VIH.CA(DC)min	75	75	75	75	65	65	mV	VIH/L(dc)
VIL.CA(DC)max	-75	-75	-75	-75	-65	-65	mV	VIH/L(dc)
VIL.CA(AC)max	-100	-100	-100	-100	-90	-90	mV	VIH/L(ac)

NOTE :

- Command, Address, Control input levels relative to VREFCA.
- 2) Values listed are referenced only; applicable limits are defined elsewhere.



[Table 63] Derating values DDR4-1600/1866/2133/2400 tlS/tlH - ac/dc based

						ΔtIS,	ΔIH de	rating in	[ps] AC	/DC bas	ed ¹⁾						
							C	CK_t, CK	_c Diffe	rential S	lew Rat	е					
		10V	//ns	8V	/ns	6V	/ns	4V	/ns	3.0\	//ns	2.0\	//ns	1.5\	//ns	1V	/ns
		ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
	7	76	54	76	55	77	56	79	58	82	60	86	64	94	73	111	89
	6	73	53	74	53	75	54	77	56	79	58	83	63	92	71	108	88
	5	70	50	71	51	72	52	74	54	76	56	80	60	88	68	105	85
	4	65	46	66	47	67	48	69	50	71	52	75	56	83	65	100	81
CMD,	3	57	40	57	41	58	42	60	44	63	46	67	50	75	58	92	75
ADDR,	2	40	28	41	28	42	29	44	31	46	33	50	38	58	46	75	63
CNTL	1.5	23	15	24	16	25	17	27	19	29	21	33	25	42	33	58	50
Input Slew	1	-10	-10	-9	-9	-8	-8	-6	-6	-4	-4	0	0	8	8	25	25
rate	0.9	-17	-14	-16	-14	-15	-13	-13	-10	-11	-8	-7	-4	1	4	18	21
V/ns	8.0	-26	-19	-25	-19	-24	-18	-22	-16	-20	-14	-16	-9	-7	-1	9	16
	0.7	-37	-26	-36	-25	-35	-24	-33	-22	-31	-20	-27	-16	-18	-8	-2	9
	0.6	-52	-35	-51	-34	-50	-33	-48	-31	-46	-29	-42	-25	-33	-17	-17	0
	0.5	-73	-48	-72	-47	-71	-46	-69	-44	-67	-42	-63	-38	-54	-29	-38	-13
	0.4	-104	-66	-103	-66	-102	-65	-100	-63	-98	-60	-94	-56	-85	-48	-69	-31

NOTE:

[Table 64] Derating values DDR4-2666/2933 tlS/tlH - ac/dc based

						ΔtIS,	ΔIH de	rating in	[ps] AC	/DC bas	ed ¹⁾						
							C	CK_t, CK	_c Diffe	rential S	Slew Rat	е					
		10V	//ns	8V	/ns	6V	/ns	4V	/ns	3.0\	//ns	2.0\	//ns	1.5\	//ns	1V	/ns
		ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH	ΔtIS	ΔtIH
	7	68	47	69	47	70	48	72	50	73	52	77	56	85	63	100	78
	6	66	45	67	46	68	47	69	49	71	50	75	54	83	62	98	77
	5	63	43	64	44	65	45	66	46	68	48	72	52	80	60	95	75
	4	59	40	59	40	60	41	62	43	64	45	68	49	75	56	90	71
CMD.	3	51	34	52	35	53	36	54	38	56	40	60	43	68	51	83	66
ADDR,	2	36	24	37	24	38	25	39	27	41	29	45	33	53	40	68	55
CNTL	1.5	21	13	22	13	23	14	24	16	26	18	30	22	38	29	53	44
Input Slew	1	-9	-9	-8	-8	-8	-8	-6	-6	-4	-4	0	0	8	8	23	23
rate	0.9	-15	-13	-15	-12	-14	-11	-12	-9	-10	-7	-6	-4	1	4	16	19
V/ns	0.8	-23	-17	-23	-17	-22	-16	-20	-14	-18	-12	-14	-8	-7	-1	8	14
	0.7	-34	-23	-33	-22	-32	-21	-30	-20	-28	-18	-25	-14	-17	-6	-2	9
	0.6	-47	-31	-47	-30	-46	-29	-44	-27	-42	-25	-38	-22	-31	-14	-16	1
	0.5	-67	-42	-66	-41	-65	-40	-63	-38	-61	-36	-58	-33	-50	-25	-35	-10
	0.4	-95	-58	-95	-57	-94	-56	-92	-54	-90	-53	-86	-49	-79	-41	-64	-26

NOTE

1) VIH/L(ac) = \pm -90 mV, VIH/L(dc) = \pm -65 mV; relative to VREFCA



¹⁾ VIH/L(ac) = +/-100mV, VIH/L(dc) = +/-75mV; relative to VREFCA.

19.4 DDR4 Function Matrix

DDR4 SDRAM has several features supported by ORG and also by Speed. The following Table is the summary of the features.

[Table 65] Function Matrix (By ORG. V:Supported, Blank:Not supported)

Functions	x4	x8	NOTE
Write Leveling	V	V	
Temperature controlled Refresh	V	V	
Low Power Auto Self Refresh	V	V	
Fine Granularity Refresh	V	V	
Multi Purpose Register	V	V	
Data Mask		V	
Data Bus Inversion		V	
TDQS		V	
ZQ calibration	V	V	
DQ Vref Training	V	V	
Per DRAM Addressability	V	V	
Mode Register Readout	V	V	
CAL	V	V	
WRITE CRC	V	V	
CA Parity	V	V	
Control Gear Down Mode	V	V	
Programmable Preamble	V	V	
Maximum Power Down Mode	V	V	
Boundary Scan Mode			
Additive Latency	V	V	




[Table 66] Function Matrix (By Speed. V:Supported, Blank:Not supported)

	DLL Off mode		DLL On mode		
Functions	equal or slower than 250Mbps	1600/1866/2133 Mbps	2400Mbps	2666/2933Mbps	NOTE
Write Leveling	V	V	V	V	
Temperature controlled Refresh	V	V	V	V	
Low Power Auto Self Refresh	V	V	V	V	
Fine Granularity Refresh	V	V	V	V	
Multi Purpose Register	V	V	V	V	
Data Mask	V	V	V	V	
Data Bus Inversion	V	V	V	V	
TDQS		V	V	V	
ZQ calibration	V	V	V	V	
DQ Vref Training	V	V	V	V	
Per DRAM Addressability		V	V	V	
Mode Register Readout	V	V	V	V	
CAL		V	V	V	
WRITE CRC		V	V	V	
CA Parity		V	V	V	
Control Gear Down Mode				V	
Programmable Preamble (= 2tCK)			V	V	
Maximum Power Down Mode		V	V	V	
Boundary Scan Mode	V	V	V	V	


20. PHYSICAL DIMENSIONS

20.1 1Gx8 based 2Gx72 Module (2 Ranks) - M393A2K43CB1 and M393A2K43CB2

Units: Millimeters



20.1.1 2Gx72 DIMM, populated as two physical rank of x8 DDR4 SDRAMs




The used device is 1G x8 DDR4 SDRAM, Flip-Chip. DDR4 SDRAM Part NO: K4A8G085WC-BC**

NOTE:




20.2 2Gx4 based 2Gx72 Module (1 Rank) - M393A2K40CB1 and M393A2K40CB2

Units: Millimeters



20.2.1 2Gx72 DIMM, populated as one physical rank of x4 DDR4 SDRAMs




The used device is 2G x4 DDR4 SDRAM, Flip-Chip. DDR4 SDRAM Part NO: K4A8G045WC-BC**

NOTE:




20.3 2Gx4 based 4Gx72 Module (2 Ranks) - M393A4K40CB1

Units: Millimeters



20.3.1 4Gx72 DIMM, populated as two physical ranks of x4 DDR4 SDRAMs



The used device is 2G x4 DDR4 SDRAM, Flip-Chip.


DDR4 SDRAM Part NO : K4A8G045WC-BC**

NOTE:




20.4 2Gx4 based 4Gx72 Module (2 Ranks) - M393A4K40CB2

Units: Millimeters



20.4.1 4Gx72 DIMM, populated as two physical ranks of x4 DDR4 SDRAMs



The used device is 2G x4 DDR4 SDRAM, Flip-Chip. DDR4 SDRAM Part NO: K4A8G045WC-BC**

NOTE .



21. PRODUCT REGULATORY COMPLIANCE

21.1 Product Regulatory Compliance And Certifications

[Table 67] Samsung Module products comply with the following:

Category	Certifications	Region or Country	Standard
RoHS	CE	E.U. (Europe)	EN50581:2012

For more details are available at the following internet address: https://www.samsung.com/semiconductor/about-us/global-compliance/



Hereby, Samsung Electronics declares that the product above is in compliance with Directive 2011/65/EU.

EU Compliance Contact information Samsung Electronics (UK) Ltd, Euro QA Lab, Yateley, GU46 6GG. UK



Waste Electrical and Electronic Equipment

This symbol on the product or on its packaging indicates that this product must not be disposed of with your other household waste. Instead, it is your responsibility to dispose of your waste equipment by handing it over to a designated collection point for the recycling of waste electrical and electronic equipment. The separate collection and recycling of your waste equipment at the time of disposal will help to conserve natural resources and ensure that it is recycled in a manner that protects human health and the environment. For more information about where you can drop off your waste equipment for recycling, please contact your local city office, your household waste disposal service, or the shop where you purchased the product.